



An integrated solution for KGD:

At-speed wafer-level testing
and
full-contact wafer-level burn-in
after flip chip bumping

Yuan-Ping Tseng/ An-Hong Liu

TD center

ChipMOS Technologies Inc.

June 5, 2001



Outline

- Purpose of the study
- ChipMOS KGD integrated solutions
- Cost issues
- Challenges
- Applications and future development
- Conclusion



Purpose of the study

- An integrated solution for KGD.
- The shortest process flow for IC backend processing.
- The lower total backend processing cost.
- Meet the demand of high speed/ high frequency and light, thin, short, and small hand-held applications.
- Meet the future trend of continuous process shrink and 300mm technologies.



Known Good Dies

- KGD are bare dies or “bumped dies” without any traditional packaging.
- KGD must
 - Pass all back-end testing.
 - Pass burn-in processes
 - After redundancy repair on memory IC.
 - Guarantee for “GOOD” functions
 - Ready for applications, such as MCP, MCM, FCOB, 3D CSP, SOP, ...etc.




ChipMOS KGD solutions

- All testing after flip chip bumping
- At-speed wafer-level testing
- No probed mark testing
- Full-contact wafer-level burn-in
- Redundancy repair after flip chip bumping and wafer-level burn-in
- FCOB memory modules



Major process flow (1)

Bumping



WLBI



WLT1




Laser



WLT2


Before bumping



Flip chip process flow:

- Design
- (1st passivation)
- Metal trace patterning
- Metal trace deposition
- 2nd passivation
- Bump base opening
- UBM deposition
- Bump patterning
- Bump deposition
- UBM etching
- Reflow



After bumping



Major process flow (2)




Full contact wafer-level burn-in:





Major process flow (3)



Testing condition:


- WLT1:
 - At-speed
 - High temp
 - MRA
- WLT2:
 - Room temp or cold temp

Major process flow (4)




Before laser repair

During laser repair





All testing after flip chip bumping

TSOP II	Flip chip	ChipMOS solutions
● <i>W/S 1</i>	● <i>W/S 1</i>	
● <i>Laser repair</i>	● <i>Laser repair</i>	
● <i>W/S 2</i>	● <i>W/S 2</i>	
● <u>Assembly</u>	● <u>Bumping</u>	● <u>Bumping</u> 
		● WLBI
● FT 1	● Die-level FT 1	● WLT 1
		● Laser repair
● B/I	● Die-level B/I	
● FT 2	● Die-level FT 2	● WLT 2
		● Wafer saw
● Laser marking	● Laser marking	● Laser marking
● FT 3	● Die-level FT 3	
● Inspect/ reform	● Inspect/ reflow	● Inspect

The shortest backend process flow!



All testing after flip chip bumping

- Benefits:

- Shortest processes flow

Bumping >> WLBI >> WLT 1 >> Laser >> WLT 2

- Lower backend cost

- No investment for FT1, FT2, and FT3.

- Minimum turn around time for backend processes.

- Reduce the impact of probe cards pitch limitation by I/O redistribution.

- Lower backend cost for process shrink/ 300mm technologies.




At-speed wafer-level testing

- Benefits:
 - Yield gain for laser repair

At lower speed:


- Some G become R
- Some G become B
- Some R become B





At-speed wafer-level testing



- Benefits:
 - Higher throughput



Description:

- 64M SDRAM and 1 lot of wafers(25wafers) was tested at 30 MHz, 50 MHz, and 100 MHz.
- Once the wafer tested, the package test was performed to compare the yield data.
- Customers see the improved throughput and yield when test speed is increased.
- Probe-One has scalable capture speed up to 250MHz.

Throughput gain (%)



Yield gain for laser(%)




Testing frequency



No probed marks testing

- Benefits:
 - No extra cost in making testing bumps.
 - No impact of probe marks on Al pads or flip chip bumps.
 - Reliability improvement in packages/ modules assembly.

Testing bumps on dies
or on scribe lines.






Full-contact wafer-level burn-in

- Benefits:
 - More cost effective
 - for process shrink
 - for 300mm technologies
- Comparison:

Items	Solutions	Advantages	Disadvantages
Built-in circuit	<ul style="list-style-type: none">● Traditional probe card● Tester/ prober	<ul style="list-style-type: none">● Low cost● High throughput	<ul style="list-style-type: none">● Extra wafer area for built-in circuits● B/I cells only
Full wafer contact	<ul style="list-style-type: none">● Special contact board● WLBI oven system	<ul style="list-style-type: none">● Good B/I quality● Cost effective<ul style="list-style-type: none">● Process shrink● 300mm technologies	<ul style="list-style-type: none">● High cost

Redundancy repair after FCB/ WLBI

- Benefit:
 - Yield gain for laser repair

During B/I	Laser before B/I	Laser after B/I
● Passed >> Passed	● Passed	● Passed
● Passed >> Repairable	● Failed	● Passed 
● Passed >> Failed	● Failed	● Failed




Electrical simulation of FCOB

Condition:

- Software: ANSOFT Maxwell Spicelink V4.5/ AutoCAD
- Module: Boundary Element Method Quick 3D Parameter Extractor
- Method: Quasi-TEM Method

AutoCAD 2D Outline Drawing/ Maxwell 3D Package Module



(A partial drawing showing the longest traces)

Results:

Items	Ls(nH)		Lm(nH)		Cl(pF)		Cm(pF)		R(mΩ)	
	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min
TSOP II*	7.603	4.090	4.682	2.249	1.487	0.986	0.569	0.358	107.65	76.92
FCOB**	1.600	0.734	0.299	0.250	0.100	0.067	0.024	0.021	125.65	66.04
Ratio***	4.75	5.57	15.6	9.00	14.8	14.7	23.7	17.0	0.86	1.16
			6		7	2	1	5		

*: From pad to lead, including gold wire without considering the effect of the die.

** : From pad to bump including traces without considering the effect of the die.

***: FCOB as 1.



Footprint comparison of FCOB

• With same memory capacity:



TSOP II



Flip chip
bumped die


Items	Width (mm)	Length (mm)	Height (mm)
TSOP II	11.76	22.23	1.2
Flip chip bumped die	4.83	9.25	0.737

Footprint ratio: 1 to 5.85

• Same footprint (SO-DIMM):



TSOP II 54L on a SO-DIMM




Flip chip bumped dies on a SO-DIMM

**Memory capacity ratio:
2 : 1**



Flip chip bumping vs. TSOP II

Flip chip bumping cost =
f(bumping, gross dies, wafer yield)



Cost (US\$)

Assumptions:

- Wafer yield: 90%
- Bumping: 200USD/ wafer
- Gross dies:


Process(μm)	Gross die
0.25	500
0.20	600
0.17	1,000

Process(μm)



Wafer-level testing vs. TSOP II

Wafer-level testing cost =
f(equipment, testing steps, throughput, wafer yield)



Cost (US\$)


Assumptions:

- Gross die: 600
- TSOP II:
 W/S 1, W/S 2, FT 1/ 2/ 3
- WLT:
 WLT1, WLT2
- Wafer yield: 90%
- Probing efficiency: 80%
- Cost per die: 5US\$
- Throughput gain & yield gain:

Testing speed	Throughput gain	Yield gain	
		TSOP II	Flip chip
30MHz	0%	0%	0%
50MHz	15%	0%	1.5%
100MHz	30%	0%	3.0%

Wafer-level B/I vs. TSOP II

Wafer-level burn-in cost =
f(equipment, gross dies, wafer yield, yield gain, die cost)



Cost (US\$)

Assumptions:

- Burn-in time: 24hours
- Wafer yield: 90%
- Cost per die: 5US\$
- Oven capacity: 13 wafers
- Gross dies:

Process(μm)	Gross die
0.25	500
0.20	600
0.17	1,000

Process(μm)



Challenges (1)

- Flip chip bumping & I/O redistribution:
 - RLC for bumping and I/O redistribution design.
 - Possible defects caused by wafer saw
- At-speed wafer-level testing
 - Probe cards design for high speed applications.
 - Accuracy of tester during high speed testing.
 - Memory repair analysis during high-speed testing



Challenges (2)

- No probed mark testing
 - RLC effects of testing bumps and traces.
 - The impact of testing bumps during assembly.
- Full-contact wafer-level burn-in:
 - Number of contact points per wafer.
 - Contact quality
 - Contact coplanarity
 - CTE matching
 - Circuit isolation



Challenges (3)

- Redundancy repair after FCB/ WLBI:
 - Protection of fuses during FCB
 - Reliability of opened laser windows during package/module assembly
- FCOB memory modules:
 - KGD issues
 - Pitch limitation of module PCB.
 - Reliability of FCOB.
 - Warpage of PCB during module assembly.
 - Accuracy of die attach
 - Underfill processes on modules.

Applications and future development

Applications	Current	Phase 2	Phase 3	Phase 4	Phase 5
KGD type	● Bumped	● Al pad	● Cu pad		
Devices	● High speed memory	● Other memory	● Logic ● ASIC	● CPU ● DSP	● BIST ● Embedded ● SOC
Packaging	● MCP	● 3D CSP	● SOP		
Module assembly	● MCM	● FCOB MCM	● FCOB SOM		

Note:

1. Current device/ packaging/ module: **DDR SDRAM.**
2. **SOP:** System On Package, **the best alternative for SOC.**

Conclusions

- ChipMOS KGD integrated solutions:

		Key factors						
		Wafer yield increase	Process shrink	200mm to 300mm	Throughput gain due to at-speed WLT	Yield gain due to at-speed WLT	Yield gain due to laser repair after FCB/WLBI	Yield gain due to better market prices
		Total backend cost per die						
<div style="border: 1px solid black; padding: 5px; writing-mode: vertical-rl; transform: rotate(180deg);">TSOP II</div>								
	<div style="border: 1px solid black; padding: 5px; writing-mode: vertical-rl; transform: rotate(180deg);">KGD</div>							

Questions & discussions