International SEMATECH Wafer Probe Benchmarking Project

WAFER PROBE ROADMAP

Guidance For Wafer Probe R&D Resources

2002 Edition

Fred Taber, IBM Microelectronics Probe Project Chair

Gavin Gibson, Infineon



2002 Southwest Test Workshop

Announcing

Publication of the 2002 Edition of the Wafer Probe Roadmap

Compiled by the International SEMATECH Wafer Probe Benchmarking Project

Available at: http://www.sematech.org/public/docubase/abstracts/ wrapper15.htm

June 11, 2002 International SEMATECH Wafer Probe Benchmarking Project

Outline

Introduction Approach **Product Driven Requirements** Wafer Probe Technology Requirements Wafer Probe Operations Requirements **Difficult Challenges** Wrap-up

Introduction: SEMATECH

- International SEMATECH Mission
 - Members will gain manufacturing advantage through cooperative work on
 SEmiconductor MAnufacturing TECHnology
- Members (12)

Advanced Micro Devices Agere Systems Hewlett-Packard Hyundai Infineon Intel

IBM Motorola Philips STMicroelectronics Texas Instruments TSMC

- Organized 2Q2000
 - Target and Drive Wafer Probe Improvements
 Operations
 Probe Card Technology
 Probe Card Performance
 Open To All 12 International SEMATECH Member Companies
 Custom Funded: Dues

- Custom Funded Projects
 - SEMATECH: Legal, Technical & Administrative Support
 - Members: Technical Data & Information, Know-how & Direction

Benefit

– Project Members: Value World Class Operations, Methods & Practices Survey Results - SEMATECH Members: Awareness Annual Reports Focus Group Output – Industry: Guidance Roadmaps, Guidelines & Standards

- Approaches (On a Pre-Competitive Basis)
 - Benchmark Metrics
 - Best-in-Class Identification
 - Best Practice Sharing
 - Site Visits
 - Networking
 - Validation of Industry Roadmap Directions
 - Consensus Requirements to Suppliers
 - Sub-Teams/Focus Groups: Specific Topics



Approach: Industry Engagement

- Determine Desired Roadmap Content
 - 1Q01 Probe Industry Representatives Provide Feedback on 1996 Roadmap
 - Align Member Needs With Supplier Solutions
 - Create Data Input Template
 - Open Meeting at 2001 SWTW
 - Over 50 Attendees
 - Review/Refine Roadmap Template
 Shaped Final Format & Parameters

Approach: Roadmap Data

Sources

Probe Project Member Companies
 Each Member Entered Data into the Template

 Reflects Member's Probing Requirements
 Across 5 Product Families
 » DRAM, uProcessor, ASIC's, RF & Mixed Signal

 International Technology Roadmap for Semiconductors (ITRS) - 2001 Update
 For Selected Template Parameters

Approach: Roadmap Data

- Rollup
 - Facilitated By International SEMATECH
 - Algorithm Captures Production/Mainstream
 - Suggested Guideline: Assume Leading Edge 12-18 Months Earlier
 - Each Parameter From 2002 Through 2005

ITRS Reflects 1st Year of Production

Approach: Roadmap Organization

- Chapters
 - Product Driven Requirements
 - Wafer Probe Technology Requirements
 - Wafer Probe Operations Requirements
- Appendix
 - Difficult Challenges

and a Glossary of Terms

• Specifications

2001 SEMATECH Wafer Probe Roadmap

	PARAMETER	DESCRIPTION	APPLICATION	2001 (Ref)	2002	YEAR 2003	2004	2005
			Memory					
	Probe Points		ASICS					
	(max. #)	Signal / Prw & Gnd eg 150 / 18	Microprocessor					
		Ů	RF					
S			Mixed Signal					
р е			Memory					
e C	Probe Pad Opening (min. um)	Bond Pad Size Length x Width eg 130 X 90	ASICS					
i			Microprocessor					
f			RF					
i			Mixed Signal					
С		a) Circula Davu	Memory					
a	Probe Pitch	a) Single Row b) Staggered Row / Rows	ASICS					
t i	(min. um)	c) Perimeter	Microprocessor					
0	(,	d) Array eg a85, b65/3, d200	RF					
n			Mixed Signal					
s			Memory					
	Bump Size	Width Diamator/Haight	ASICS					
	(min. um)	Width:Diameter/Height eg 120/120	Microprocessor					
			RF					
			Mixed Signal					

June 11, 2002

International SEMATECH Wafer Probe Benchmarking Project

• Interconnect Metallurgy

	PARAMETER	DESCRIPTION	APPLICATION	2001 (Ref)	2002	YEAR 2003	2004	2005
			Memory					
		a) =< 1.2 b) =< 1.0	ASICS					
	Pad Thickness (um)	c) =< 0.8	Microprocessor					
l n t		d) =< 0.6 e) Other (Define)	RF					
			Mixed Signal					
t e			Memory					
r		a) Al/Si/Cu	ASICS					
C	Pad Metallury	b) Cu c) Au	Microprocessor					
ο		d) 0ther (Define)	RF					
n			Mixed Signal					
n	Bump Metallurgy	a) Pb/Sn b) Sn/Pb c) Au d) Other (Define) (P)lated or (E)vaporated	Memory					
е			ASICS					
с t			Microprocessor					
			RF					
м		eg ap, be, ce, de	Mixed Signal					
е			Memory					
t	Active Structure		ASICS					
а	Under Pad	eg Y/N	Microprocessor					
1			RF					
u r			Mixed Signal					
g		a) Pb/Sn	Memory					
y	Under Bump Metalurgy	b) Sn/Pb	ASICS					
Ē	(UBM)	c) Au	Microprocessor					
	(CDIII)	d) Other(Define) eg a	RF					
			Mixed Signal					

2001 SEMATECH Wafer Probe Roadmap

June 11, 2002

International SEMATECH Wafer Probe Benchmarking Project

• Electrical Performance

2001 SEMATECH Wafer Probe Roadmap

	PARAMETER	DESCRIPTION	APPLICATION	2001 (Ref)	2002	YEAR 2003	2004	2005
E			Memory					
l e	Device Operating	Operating Voltages	ASICS					
С	Voltages	(min / max)	Microprocessor					
t r	voltages	eg 1.8v / 5v	RF					
i			Mixed Signal					
с а		Bandwidth (test operating frequency)	Memory					
I			ASICS					
Р			Microprocessor					
е		eg 300	RF					
r f	AC Characteristics		Mixed Signal					
ο			Memory					
r m			ASICS					
а		Reflections (max.)	Microprocessor					
n c			RF					
е			Mixed Signal					

- Suggested Source: 2001 Edition of ITRS http://public.itrs.net/Files/2001ITRS/Home.htm
 - Chapters: Executive Summary, Test & Test
 Equipment, Assembly & Packaging
 - Pad/Bump Pitch
 - I/O's Signal & Power
 - Metallurgical Characteristics
 - Device Operating Voltages
 - A.C. Elect. Performance (No Reflections Data Avail.)
 - Under Consideration: Wafer Probe Roadmap
 Within Future ITRS Updates

June 11, 2002 International SEMATECH Wafer Probe Benchmarking Project

Interconnect Deformation

	PARAMETER	DESCRIPTION	APPLICATION	2001 (Ref)	2002	YEAR 2003	2004	2005		
			Memory							
		a) Maximum Area in µm²	ASICS							
I	Probe Scrub Area	b) Maximum % of pad opening	Microprocessor							
n		eg a50, b100	RF							
t e			Mixed Signal							
r			Memory							
c		a) Maximum depth in µm	ASICS							
ο	Probe Scrub Depth	b) Maximum % of pad thickness eg a1, b?	Microprocessor							
n			RF							
n			Mixed Signal							
e	Bump Diameter/width (max delta)	a) +/- ? μm b) +/- % of diameter	Memory							
c t			ASICS							
•			Microprocessor							
D			RF							
е			Mixed Signal							
f			Memory							
0	Bump Height	a) +/- ? µm	ASICS							
r m	(max delta)	b) +/- % of height	Microprocessor							
a			RF							
t			Mixed Signal							
i			Memory							
ο		# Touchdowns limit	ASICS							
n	Reprobe (max.)	(Bump/Pad) eg 4/6	Microprocessor							
			RF							
			Mixed Signal							

2001 SEMATECH Wafer Probe Roadmap

June 11, 2002

International SEMATECH Wafer Probe Benchmarking Project

• Multi-DUT

2001 SEMATECH Wafer Probe Roadmap

	PARAMETER	DESCRIPTION	APPLICATION	2001 (Ref)	2002	YEAR 2003	2004	2005
			Memory					
			ASICS					
	Volume (%)	% volume suite of parts that require multi dut	Microprocessor					
М			RF					
u			Mixed Signal					
I	XY Area	a] X Dimension (mm) b] Y Dimension (mm) eg 6/8	Memory					
t			ASICS					
1			Microprocessor					
			RF					
D			Mixed Signal					
u			Memory					
t		Signal:Pwr:Gnd / Touch	ASICS					
	Probe Points	Pin Count / Touch eg 800	Microprocessor					
			RF					
			Mixed Signal					

June 11, 2002 International SEMATECH Wafer Probe Benchmarking Project

- Interconnect Deformation
 - Pad/Bump Sizes Reducing / Scrub %: Area Stable, Depth Decreasing
 - Approaching Practical Limits of Current Probe Technologies?
- Multi-DUT
 - Percentage Growing
 - Up to Full Wafer For Memory
 - Other Families ~2x in 2005 vs. 2002
 - Probed Area & # of Probe Points Increasing

• Electrical Performance

2001 SEMATECH Wafer Probe Roadmap

	PARAMETER	DESCRIPTION	APPLICATION	2001 (Ref)	2002	YEAR 2003	2004	2005
_			Memory					
E		Probe Tip (ma)	ASICS					
e		eg 10	Microprocessor					
c			RF					
t	Current (max.)		Mixed Signal					
r	ourient (max.)		Memory					
i			ASICS					
с а		DC Leakage	Microprocessor					
۳ ۱			RF					
			Mixed Signal					
Р			Memory					
e		Contact (Ohm)	ASICS					
f		Contact (Ohm) eg 1	Microprocessor					
0			RF					
r	Resistance		Mixed Signal					
m	Resistance		Memory					
a			ASICS					
n c		Series eg 2	Microprocessor					
e			RF					
			Mixed Signal					

June 11, 2002

International SEMATECH Wafer Probe Benchmarking Project

• Current (Max.)

- Probe Tip: Stable Across Product Types
- Leakage: Stable Across Product Types
- Resistance (Max.)
 - Contact: Stable Across Product Types (<1 Ohm)
 - Series: Stable (<2 Ohms to <4 Ohms Depending on Product Type)

• Thermal

2001 SEMATECH Wafer Probe Roadmap

	PARAMETER	DESCRIPTION	APPLICATION	2001 (Ref)	2002	YEAR 2003	2004	2005
			Memory					
		Chuck Set Point	ASICS					
Т		(min/max) C	Microprocessor					
h		eg 125/-10	RF					
er			Mixed Signal					
m			Memory					
a			ASICS					
1		Soak Times (Minutes)	Microprocessor					
			RF					
			Mixed Signal					

 Thermal Performance – Chuck Set Point Minimum Typically Reducing -ASIC's & Mixed Signal Stable -Worst Case: Memory to -40C Maximum Rising Worst Case: Memory to 140C – Soak Time Typically Stable Across Product Types -Microprocessor Reducing International SEMATECH Wafer Probe Benchmarking Project June 11, 2002

Wafer Probe Operations Requirements

• Operations

2001 SEMATECH Wafer Probe Roadmap											
	PARAMETER	DESCRIPTION	APPLICATION	2001 (Ref)	2002	YEAR 2003	2004	2005			
	Order Leadtime (Days)	Leadtime (1st design) Single Dut/ Multi Dut	Memory ASICS Microprocessor								
		eg 14/21	RF Mixed Signal								
O p		Leadtime (Reorder) Single Dut / Multi Dut eg 7/14	Memory ASICS								
e r			Microprocessor RF								
a t		OFFLINE	Mixed Signal Memory								
i o		a) Cantilever b) Vertical	ASICS								
n s	# Touchdowns	c) Membrane d) Other(Define)	Microprocessor RF								
3	per card type	eg. a300, c0	Mixed Signal								
	before cleaning	ONLINE a) Cantilever	Memory								
		b) Vertical c) Membrane	ASICS Microprocessor								
		d) Other(Define)	RF								
		eg. a300, c0	Mixed Signal								

June 11, 2002

International SEMATECH Wafer Probe Benchmarking Project

Wafer Probe Operations Requirements

- Unit Cost & Cost of Ownership
 - Not Covered
 - Need for Consistent Industry-wide Models
- Leadtime
 - Single DUT & Multi-DUT
 - 1st Order Time Shortening; Reorder Mostly Stable

Wafer Probe Operations Requirements

- Touchdowns Before Cleaning
 - Cantilever
 - Online Mostly Stable
 - Offline Memory & Mixed Signal Increasing Significantly; Others Mostly Stable
 - Vertical
 - Online Most Product Types, Slight Increase
 - Offline All Product Types, Significant Increase

Difficult Challenges

- Within Test & Test Equipment Chapter of 2001 ITRS (Reproduced in Probe Roadmap)
 - High Frequency Probing
 - Reduced Geometry
 - Multi-DUT
 - Probing at Temperature
 - Product: Metallurgies & Sensitivity to Probing
 - Probe Cleaning
 - Cost & Delivery
 - Probe Metrology

June 11, 2002 International SEMATECH Wafer Probe Benchmarking Project

Wrap-Up

- New Wafer Probe Roadmap
- Industry Engagement is Key

 Align Users and Suppliers
- Annual Update is Planned
- Feedback Encouraged
 - Questions, Comments, Suggestions, Errata.....etc.

 Collection Focal Point: International SEMATECH

Acknowledgements

- Thanks to:
 - The Probe Industry participants. Their guidance and insight into developing the scope of the Roadmap was invaluable
 - Jim Ammenheuser of SEMATECH for his dedicated contributions to the planning, organization and compilation of the Roadmap
 - The Member company principals. The Roadmap project would not have been possible without their devotion and resolve to see it through.