

Wireless Wafer Probe

Scanimetrix Inc.

Edmonton, Alberta, CANADA

www.scanimetrix.com

Chris Sellathamby, Ph.D.

Director of Engineering

Keith Brown, Ph.D.

MEMS Engineer

Steven Slupsky, M.Sc.

Chief Executive Officer

Brian Moore

Co-Founder

June 9, 2004

Outline

- **Objectives**
- **Wafer Probe Overview**
- **Wireless Wafer Probe**
- **Results**
- **Applications**
- **Future Work**
- **Summary**

Objectives

- **Non-contact wafer probing**
 - Eliminate scrubbing issues
 - Increase reliability, reduce maintenance
 - Increase yield (front-end and back-end)
- **High speeds (Gbps) with high pin counts**
- **Maintain signal integrity**
- **Improve price/performance**
- **Maintain compatibility with existing equipment and processes**
- **Enable transition to full wafer probing**
- **Hybrid approach for high power devices**

Wafer Probe Overview


▪ Limitations

- Support for increased parallelism
- High contact forces reduce yield
- High frequency testing at high pin counts
- Reliability (up to 10% retest)
- Automated manufacturability (manual assembly required)
- Maintenance and cleaning of probe cards
- Probing chips made with new materials (e.g. low-k dielectrics)
- Scaling as pad pitch and size decreases

Wireless Wafer Probe


- Eliminates contact force and scrubbing issues
- Increased test speeds (Gbps) at high pin counts
- Good signal integrity
- Enables increased parallelism up to full wafer probing
- Automatic alignment capability with less alignment accuracy requirements
- Significantly reduces need for re-test
- Supports internal test points with no ESD protection requirements (less chip real estate usage)
- Compatible with existing equipment and processes
- Capability to work with new materials (low-k dielectrics)

Wireless Probe Card



Wireless Wafer Probe


Wireless Probe Card



Wafer to be Tested



Wireless Probe Card



Wireless Probe Card



**Matching Antenna
Pattern on Wireless
Probe Card**



**Single DUT Die
with Standard I/O
Cells Replaced with
Wireless I/O Cells**

Wireless Probe Card

■ Specifications

- Probe separation distance $< 100 \mu\text{m}$
- Antennae for data communications
- Separate antennae for power transfer
- Bi-directional communication at Gbps
- Power delivery of few hundred mW per pin
- Probe pitch scales down to $35 \mu\text{m}$

■ Performance Impact


- Power to transceivers disabled after test
- Single transistor loading per I/O site

Wireless Probe Card

- **Chip Real Estate Required on DUT**
 - Standard I/O cells must be replaced with wireless I/O cells
 - No impact on silicon real-estate for devices with pad frames since transceiver circuits are embedded beneath the bond pad
 - Power rectification circuitry is also embedded beneath bond pads and connects to existing power bus
 - Minimal routing required for enabling transceiver circuits
 - Solder bump technology requires $60\ \mu\text{m} \times 60\ \mu\text{m}$ area per pad for transceiver circuits

Wireless Wafer Probe

- ESD_P is electro-static discharge protection
- Clocked transmission gates are not shown
- Minimal real estate for the transmitter and receiver circuitry



Wireless Wafer Probe

- **Hybrid Solution for High Power Devices**
 - **Contact probes for power**
 - **Wireless probes for data**
 - **Redundancy of power pins in hybrid solution eliminates need for multiple touchdowns**
 - **Hybrid approach uses silicon micromachined probes**

Wireless Wafer Probe

Milestone Summary

1st Gen

- proved basic principles
- carrier transmission
- single antenna configuration
- scale 50x final specifications

2nd Generation Prototype

- proved telemetry
- proved power transfer
- multiple antenna configurations
- removed risks related to interference
- scale 5x final specifications

Fully Integrated CMOS Prototype

- demonstrate operational speeds
- demonstrate signal integrity
- demonstrate soft fault detection
- prove no on-chip RF interference


Nov 2003

Apr 2004

Nov 2004

Results – First Generation

- 50 μm features
- Frequencies in the range 0.5 – 1 GHz
- Near-field coupling
- Power delivery through antenna
- Powered up electronics on DUT
- Transmitted sideband signals to probe
- CMOS compatible



Aluminum 0.53 μm

Borosilicate glass substrate


Aluminum 0.53 μm

Thermal Silicon dioxide (1.6 μm)

Silicon substrate


Results – First Generation

- Overall antenna dimensions: ~2800 to 3500 μm
- P_{in} (min) is 12.7 dBm or 1.15 V_{CC}
- Antenna die mounted on RF PCB
- 3.3V CMOS components on PCB




Results – First Generation

- Left figure: turn on of ring oscillator (12.7 dBm)
- Right figure: ring oscillator at full operation (20.0 dBm)
- Ring oscillator frequency proportional to VCC
- Centre freq = 744 MHz, Sidebands at +/- 3.0 MHz




Results – First Generation

- Ring oscillator signal transmitted back to probe
- Sidebands 15 - 20 dB above ambient




Results – Second Generation

- Reduced antenna size by up to 28x
 - Antenna feature sizes of 5 μm
 - Antenna dimensions of 100 – 1000 μm
- Demonstrated that technology can be scaled
- Created elementary I, O, and I/O cells for demonstration
- Demonstrated bi-directional data communication with multiple antennae
- Demonstrated power transfer to DUT
- Proved that cell-to-cell interference is not an issue
- Demonstrated that there is no interference with nearby electronic circuitry




Results – Second Generation




Results – Second Generation

- Amplitude modulated: 916 MHz carrier, 1 MHz data
- Left figure: transmitted spectrum from probe
- Right figure: received spectrum at DUT




Results – Second Generation

- Initially multiple receivers detected single transmitter
- Interference eliminated by:
 - Reducing transmit power to 1 μ W for data channels
 - Reducing receiver sensitivity



Results – Second Generation

- Simultaneous data Tx, Rx, and power with four separate antennae
- Top left waveform: 1 MHz data signal before modulation and transmit
- Bottom left & top right waveform: 1 MHz demodulated signal at DUT
- Bottom right waveform: ring oscillator on DUT wirelessly powered



Results – Second Generation

- Power transfer > 30 mW per antenna at 15% efficiency
- Signal transmission power levels less than $1 \mu\text{W}$
- Separation distance between probe and DUT of $200 \mu\text{m}$

Wireless Wafer Probe

- **Technology Risks Addressed**
 - **Scaling risk:**
 - Proved signal I/O down to 100 μm
 - Extrapolation of results confirm scaling to 35 μm pads
 - **Real estate:**
 - Simulated transmitter circuits in 0.18 μm (30 μm x 30 μm)
 - Designing receiver circuits in 0.18 μm (30 μm x 60 μm)
 - Simulated performance of 1 Gbps data rates
 - **Power delivery:**
 - Proved power delivery using 300 μm antennae
 - **RF interference:**
 - Proved pad to pad interference is minimal & manageable
 - Data transmit power reduced to microwatts eliminating radiation effects on circuit function and performance

Wireless Wafer Probe

- **Technology Risks Being Addressed**
 - **Signal integrity**
 - **Clock delivery and/or recovery**
 - **Soft fault detection (parametrics)**
 - **Effects of the wireless I/O cells after wafer probe (loading effects)**
 - **Performance of contact probes in a hybrid solution used for high power devices**

Applications

- **Wafer probe / Functional Test**
- **PCM / E-Test / Parametric Test**
- **Chip-Scale Communications**
 - Inter-die communication
 - Intra-die communication
 - Die-to-PCB communication
- **Wireless Buses**
- **Probing of Mixed Signal Systems**

Future Work

- **Third Generation Prototype**
 - Timeframe: November 2004
 - Fully integrated CMOS design (TSMC 0.18 μm)
 - Reduce antenna size by an additional 2x
 - Antenna feature sizes of 1 μm
 - Antenna dimensions of 50 – 100 μm
 - Demonstrate that the technology can be integrated into an existing CMOS IC I/O cell
 - Prove that RF signals do no effect on-chip performance
 - Demonstrate that signal integrity at test speeds is maintained
 - Demonstrate soft fault detection techniques

Summary

- **Fundamentally new technology for wafer probe and other applications**
- **First two prototypes have proved and verified technology**
- **Design of fully integrated CMOS prototype is underway**
- **Enables full wafer probing**
- **Significant benefits contributing to increased throughput and increased yield**

Acknowledgements

- University of Alberta
- National Research Council
 - Industrial Research Assistance Program
- Alberta Ingenuity Fund



IRAP · PARI

**Alberta
INGENUITY
Fund**



Thank you!

Scanimetrics Inc.

**Suite 3057 (RTF), 8308 – 114 Street
Edmonton, Alberta, CANADA T6G 2E1
Phone: 780.433.9441 Fax: 780.988.1558
www.scanimetrics.com
info@scanimetrics.com**