

Wafer level testing Challenges and opportunities Scope: CPU + Chipsets

> June 3-6, 2007 San Diego, CA USA




Vikas Sharma Manager, Wafer test R&D Intel Corporation

Overview

- Moore's Law
- Test cost prediction from 1990s
- Equipment development impact: CMT
- Future Challenges Current cost projections
 - Example of cost reduction through SIU •
 - Other vectors of test cost
 - A word on collaboration
 - Summary

June 3-6, 2007

Last I 0yrs



http://www.intel.com/technology/mooreslaw/index.htm How to test 2X transistors/2yrs cost-effectively with high quality? June 3-6, 2007 IEEE SW Test Workshop 3

Recapping the Last 10yrs

June 3-6, 2007

Test Cost Trends: Circa 1997


Pentium® processor

Each generation:

- 2x transistors
 test complexity increases
 longer test time
- 2x performance
 tester speed reqt increases
 more expensive testers

Cost metric


1997 SIA Roadmap – Alarming!



• 1997: Predicted per xtor test cost to exceed fabrication cost

- 2001: DFT & Structural Test reduce equipment cost & complexity
 - Lower requirements on I/O data rate, #IO, etc


June 3-6, 2007



- Per site water tester is 1/10 of 1995 tester
- Distribute tests. Maximize on cheapest tester
- Introduce methods to confine requirements within tester capability
- Develop equipment for increased performance at lower cost
 June 3-6, 2007
 IEEE SW Test Workshop

Configurable Modular Tester (CMT) and Open Architecture

- Common tester shell with replaceable boards
 - True parallel test without any penalty
- Scalable system from commodity through high end
 - Adaptable to changing production demands (i.e. CPU, chipsets, communication products, ...)
 - Upgradeable as new test technology is developed




Intel Test Cost Trends Today Intel® Pentium® Processor Intel® Pentium 4® Processor on 350nm Technology on 90nm Technology 1995 - 133MHz 3.3M transistors 2004 - 3.8GHz **125M transistors Cost metric 65nm** CPU's 65nm CPU's have >~80x as many transistors as Pentium® processor but cost less to test June 3-6, 2007 **IEEE SW Test Workshop**


Cost increase projections from 1997 were effectively curbed with cooperative collaboration on Test equipment arch (and DFT)

But, going forward

June 3-6, 2007




Disturbing trends re-emerging...



Need actionable plan to cut cost by 10x in ~5yrs

June 3-6, 2007


Something needs to change



Need actionable plan to cut cost by 10x in ~5yrs

June 3-6, 2007


Tooling >50% Sort cost



SIU costs need to be 1/10th current costs in ~5yrs

June 3-6, 2007


Technologies with flatter cost structure desired, and they exist



Expectation: Lower and relatively flat cost. But, ...
.... Not an order of magnitude reduction. <u>Yet</u>.

June 3-6, 2007

Proof of concept of performance



Parallelism: More economical with flatter cost structure

	Run rate over 1X
2X	>1.x
3X	>2.x
4X	>>2.x

 Parallelism is worth pursuing

 Pick optimal level of parallelism

> Benefits have not scaled previously because of disproportionate increase in SIU cost

Known Good Die

Sort Correlation to Class

OK	Excellent
(Today)	(True KGD)
Probe C4 bumps	????

Environmental differences a challenge:

 Thermal, electrical (packaging, xIU), content

 Some can be addressed by improved SIU electrical capabilities

Other cost levers

- Capital \$
 - Content
 - Do no more testing than required
 - Distribute content proactively across sockets.
 - Reuse or redefine level of integration in equip
- HC \$
 - Automation
 - Simpler process flow within Wafer Test
 - Robust technology
- Reducing need for capital and HC does not reduce tooling\$ June 3-6, 2007
 EEE SW Test Workshop

.... And don't forget

- Lead time
- Line item agility

FOR Faster response to:Rapidly changing customer demandIncreased WIP velocity in fab

Needs for next 10-15yrs

- Cost
- Lead time
- Agility

June 3-6, 2007

Supplier and customer collaboration a must to win Agree on what to design + fabricate -Comprehend use condition and manufacturing requirements Make it Make it work in required use condition Improve

Summary: Call to Action

- Reduce SIU cost to 1/10th in ~5yrs
 Collaboration key to achieving
- Collaboration key to achieving breakthrough results

