**IEEE SW Test Workshop** Semiconductor Wafer Test Workshop

Roger Hayward Bob Hansen Cascade Microtech, Inc.

Design Considerations for Parametric-RF Probing in Production Test Environments



Poster Session June 3-6, 2007 San Diego, CA USA

# Pyramid Probe for DC + RF Parametric Test

- Inter-die structures for parametric test
- Probe must provide low loss, low noise & low leakage paths to probe tips
- Signal traces are DC-guarded during measurement
- ATE systems include parametric + RF capabilities
- Membrane card supports both:
  - Low loss, lo leakage
    DC parametric
  - Controlled
    Impedance RF

June 3-6, 2007

Precise tip alignment

IEEE SW Test Workshop

### **Probe Contact Resistance**



## **RF** Calibration



- Removing the anomalies from the measurement system
  - Eliminate electrical delay
  - Eliminate path loss
- Account for temperature, humidity, aging.
- Routine re-calibration required.
- Measure only the device, not the probe card.
- VNA: Vector Network Analyzer. Measures Reflected Power and Phase.
- Calibration must be performed whenever anything between the VNA and the probe tip has been altered.
- (With RF calibration, the loss & delays shown here are characterized & removed).

**IEEE SW Test Workshop** 

#### **Reflected Power vs. Frequency**



### **Reflected Power and Phase**



June 3-6, 2007