**IEEE SW Test Workshop** Semiconductor Wafer Test Workshop Chris Sullivan, John Hagios, Steve Duda, Sally Francis

IBM Systems & Technology Group Essex Junction, Vermont



Challenges, Experiences, and Lessons Learned

June 6, 2007



- Background
- Benefits
  - Why does IBM use TFI?
- Challenges
  - Parallelism and Co-Planarity
  - Vacuum
  - Handling and Cleaning
  - Thermal Constraints
  - Retest Constraints
- Experiences
  - "Channel 119 The Crushed Pin Issue"
  - "Channel 113 The Hotspot Issue"
  - "When Processors Attack"
- Summary

[57]



- TFI probes were developed by IBM team members in Endicott, Yorktown Heights, Fishkill, and Burlington in the early 1990s
- Pedestal substrates were developed by IBM Ceramic Packaging in Fishkill


39/67; 39/591 77, 91,
77, 91,
91, 908
439/66

June 6, 2007

A thin interface pellicle probe for making temporary or permanent interconnections to pads or bumps on a semiconductor device wherein the pads or humps may be arranged in high density patterns is described incorporating an electrode for each pad or bump wherein the electrode has a raised portion thereon for penetrating the surface of the pad or bump to create sidewalls to provide a clean contact surface and the electrode has a recessed surface to limit the penetration of the raised portion. The electrodes may be affixed to a thin flexible membrane to permit each contact to have independent movement over a limited distance and of a limited rotation. The invention overcomes the problem of making easily breakable electrical interconnections to high density arrays of pads or bumps on integrated circuit structures for testing, burn-in or package interconnect and testing applications.

ABSTRACT

12 Claims, 16 Drawing Sheets



IEEE SW Test Workshop

### Background

- Production use of TFI and pedestal probecards began in 1998 on MCM chips for the S/390 G5 mainframe, on the IBM-designed LLCC wafer tester using Electroglas 3001 probers
- <u>Die Sizes:</u>
  - 8x8mm
    - thru 17x17mm
  - <u>C4 Pitch:</u> – 318um min
- <u>Pincount:</u>
  - ~ 1,600 max
- <u>Power @ Test:</u>
  ~ 40W max

		L.	Search	5	Comments	g lots for engineering disposition.
Home Products & services Support & downloads My account				> 2. Uses IFI probes. USE NWW SETUP GUIDE FOR REFERENCE > 3. CONVERGENCE MUST!! BE FORCED AT LOT INIT		
	****		CONCERCENTION OF THE OWNER		> 4. STEP FLAN = A	
IBM \$/390	and G6 systems. Included are descript	riptions of the G5 and G6 D CMOS Cryptographic				
Server G5/G6			Research and Lawero	optoent	Wafer Setup Guide "SYMPHONY CP 14.6MM WAFER":	
Vol. 43, No. 5/6, 1999 Order No. G322-0219	Floating-Point arithmetic standard, and	d design innovations such ed Cluster Bus.			General Informa	8 .btv.ibm.com on October 27, 1998 at 10:52 8 on April 8, 2004 at 07:28 OR:
			Contract in		Wafer Diameter (mm)	200
		click to enlarge >			Notch Orientation	3 o'clock
					Handler Set Name	EG3001
				_	Space Transformers	TRL TFI ALL-98 12.75
					Probe Ids	PRL TFI 14.6 MM
Table of cont	ents	HTML PDF ASCI			Misc	Not Applicable
		Papers may be viewed by	clicking on the title o	interest	Start Site:	05, 12
Preface		Kevin Carswell and Cy Editors	ril Price, Guest	p. 619	Major Periodicity (mm	) 16.15 by 15.00
MCM technology and design for the S/390 G5 system		G. A. Katopis, W. D. Becker, T. R. p. 621 Mazzawy, H. H. Smith, C. K. Vakirtzis, S. A. Kuppinger, B. Singh, P. C. Lin, J. Bartells, Jr., G. V. Kilhimire, P. N. Venkatachalam, H. I. Stoller, and J. L. Frankel		Notes Step Flan = A6855513 Space Transformer ID = Axx - Jxx Probe ID = 06702xxx <u>View the Wafer Setup Picture:</u>		
	IBM S/390 Server G5/G6 Vol. 43, No. 56, 1999 Order No. G322-0219 Table of cont	IBM S/390 Server GS/G6 Vol. 43, No. 56, 1999 Order No. 0322-0219 Table of contents Paths and the integrate Order No. 0322-0219	IBM S/390     This issue contains inhereen papers on the BM S/390 Server GS and G6 systems. Included are descriptions of the GS and G6 regetmens. Included are descriptions of the GS and G6 regetmens. Included are descriptions of the GS and G6 regetmens. Included are descriptions of the GS and G6 regetmens. Included are descriptions of the GS and G6 regetmens. Include are descriptions of the GS and G6 regetmens. Include are descriptions of the GS and G6 regetmens. Include are descriptions of the GS and G6 regetmens. Include are descriptions of the GS and G6 regetmens. Include are descriptions of the GS and G6 regetmens. Include are descriptions are descriptions are	Home     Products & services     Support & downloads     My account       IBM \$/390 Server G5/G6     This issue contains inheleen papers on the BII \$/390 Server G5 midthip modules (ICMs), the \$/390 MOS Cryptographic Concessas Facily, het \$/390 molementation of the EEF Posting-Point arithmetic standard, and design innovations such as the binodal cache and the integraled Cluster Bus.     Image: Concessar Facily, het \$/390 molementation of the EEF Posting-Point arithmetic standard, and design innovations such as the binodal cache and the integraled Cluster Bus.       Order No: 0322-0219     Clock to enlarge >       Table of contents     HTML PDF ASCII       Preface     Kevin Carswell and Cyril Price, Guest Editors       MCM technology and design for the \$/390     G. A. Katopis, W. D. Becker, T. R. Mazzawy, H. H. Smith, C. K. Vakinzis, S. S. A. Kuppinger, B. Singh, P. C. Lin, J. Bartells, Jr., G. V. Kilhmire, P. N. Verkatchalan, H. J. Stoller, and J. L.	Home     Products & services     Support & downloads     My account       IBM S/390 Server G5/G6     This issue contains inleteen papers on the BM S/390 Server G5 midthip modules (ICMs), the S/390 CMOS Cryptographic Coprocessor Facility, Mark S/390 representation of the EEF Posting-Point antimetic standard, and design innovations such as the binodal cache and the Integrated Cluster Bus.     Image: Comparison of the EEF Posting-Point antimetic standard, and design innovations such as the binodal cache and the Integrated Cluster Bus.     Image: Comparison of the EEF Posting-Point antimetic standard, and design innovations such as the binodal cache and the Integrated Cluster Bus.       Table of contents     HTML PDF ASCII       Preface     Kevin Carswell and Cyril Price, Guest p. 619 Editors       MCM technology and design for the S/390 G. A. Katopis, W. D. Backer, T. R. S. A. Kuppinger, B. Singh, P. C. Lin, J. Bartells, Jr, G. V. Kilhmire, P. N. Venktachalam, H. J. Stoller, and J. L.	Nome   Products & services   Support & downloads   My secount     IBM \$/390   The issue contains nineten space on the EN \$/200 Server G multicher space and the standard, and design finovators such as the binodal cache and the integrated Custer Bus.   Immediate Manuel Second Server G Multicher Scholl Second Server Control Second Server Control Second Second Second Second Second Control Second Second Second Second Control Second Second Second Second Second Control Second

1998

IBM introduces in May the IBM S/390 - Generation 5 (G5) server, the most powerful S/390 computing system. Two months later, IBM says the S/390 G5 Parallel Enterprise Server 10-way Turbo model has smashed the 1,000 MIPS barrier, making it the world's most powerful mainframe. The company ships its 1,000th S/390 Parallel Enterprise Server - Generation 5 in November — less than 100 days after G5 manufacturing began, marking the largest ramp-up in S/390 history. In all, 1998 shipments of mainframe computing power, measured in MIPS, increase 60 percent over 1997.

IBM's e-business and network computing announcements during 1998 include the industry's premier system security for conducting business over the Internet encompassing a hardware/software solution integrated with IBM's flagship enterprise operating system, OS/390, and IBM S/390 Parallel Enterprise servers - Generation 3 (G3) and Generation 4 (G4).



#### June 6, 2007

### Background

 TFI was migrated to the Teradyne J973 / TEL P-8XL platform for testing the POWER4 processor in 2000

#### IBM Journal of Research and Development IBM POWER4 System

Table of contents: 2HTML 2PDF 2ASCII This article: HTML 2PDF 2ASCII DOI: 10.1147/rd.461.0027 2Copyright inf

#### The circuit and physical design of the POWER4 microprocessor

by J. D. Warnock, J. M. Keaty, J. Petrovick, J. G. Clabes, C. J. Kircher, B. L. Krauter, P. J. Restle, B. A. Zoric, and C. J. Anderson

The IBM POWER4 processor is a 174-million-transistor chip that runs at a clock frequency of greater than 1.3 GHz. It contains two microprocessor cores, high-speed buses, and an on-chip memory subsystem. The complexity and size of POWER4, together with its high operating frequency, presented a number of significant challenges for its multi-site design team. This paper describes the circuit and physical design of POWER4 and gives results that were achieved. Emphasis is placed on aspects of the design methodology, clock distribution, circuits, power, integration, and timing that enabled the design team to meet the project goals and to complete the design on schedule.

#### Introduction

The POWER4 chip provides the processing power for eServer p690, the recently introduced high-end, IBM 64-bit POWER-architecture, 8-to-32-way server system [1]. The chip, shown in Figure 1, includes two microprocessors, 1.44 MB of shared L2 cache memory plus the directory for a 32MB off-chip cache, a 500<sup>-4</sup>MHz interconnection fabric, high-bandwidth buses and I/O designed to allow building an eight-way system on a single multi-chip module, and the logic needed to support large SMPs [2]. The microprocessor core is an out-of-order, speculative, eight-issue superscalar design containing eight execution units, a 64KB L1 instruction cache, and a 32KB, dual-ported data cache [1, 3].







June 6, 2007

# Background

- Since 2000, TFI is being used to test:
  - all zSeries mainframe MCM processors/ASICs
  - all pSeries and iSeries server processors
- TFI is used on 5 tester platforms:
  - LLCC, Teradyne J973, Teradyne UltraFlex, Advantest 66XX, Agilent 93000
    System z
    Systems i and p
- <u>Die Sizes:</u>
  - 8x8 21x21mm
- <u>C4 Pitch:</u>
  - 200um min
- <u>Pincount:</u>
  - ~ 7,800 max
- Power @ Test:
  - ~ 400W max









р5 МСМ

z9 MCM


### • Background

- Benefits
  - Why does IBM use TFI?
- Challenges
  - Parallelism and Co-Planarity
  - Vacuum
  - Handling and Cleaning
  - Thermal Constraints
  - Retest Constraints
- Experiences
  - "Channel 119 The Crushed Pin Issue"
  - "Channel 113 The Hotspot Issue"
  - "When Processors Attack"
- Summary



### Why does IBM use TFI?


- Power Delivery
  - low inductance
  - DUT is closer to decoupling



### **Benefits**

### Why does IBM use TFI?

- Power Delivery
  - Power/Ground planes built into the pedestal allow for lateral current flow right up to the DUT
  - Capacitance of pedestal planes further enhance di/dt performance




June 6, 2007

### **Benefits**

### Why does IBM use TFI?

- Thermal Performance
  - The TFI / Pedestal interface is the closest test environment to "packagelevel" of any C4 wafer probe technology.
    - If a chip is prone to thermal runaway at package-level, it will behave similarly during TFI test.




TFI

Cobra



### Why does IBM use TFI?


- Thermal Performance
  - If an over-current event happens, the C4 is the fuse, not the probe.



### **Benefits**

### Why does IBM use TFI?


- Scalability
  - TFI probes are produced using photolithography, so:
    - Pitch, density, and asymmetry are not limited by fab process
    - Cost does not increase as steeply for high-pincount probes





### Why does IBM use TFI?

- Maintenance
  - Simple design
  - If a pin is damaged, it can be "plucked" easily without removing dies or disturbing other pins (though pins <u>cannot</u> be replaced)





June 6, 2007


- Background
- Benefits
  - Why does IBM use TFI?
- Challenges
  - Parallelism and Co-Planarity
  - Vacuum
  - Handling and Cleaning
  - Thermal Constraints
  - Retest Constraints
- Experiences
  - "Channel 119 The Crushed Pin Issue"
  - "Channel 113 The Hotspot Issue"
  - "When Processors Attack"
- Summary

### Challenges

- Parallelism and Co-Planarity
  - TFI is a rigid probe array
    - making contact with wafer is difficult to impossible if the probe array and the wafer C4s are not co-planar, and parallel to each other.


### PARALLELISM

### CO-PLANARITY



## Challenges

- Parallelism and Co-Planarity
  - Co-Planarity from probe to probe must be within microns
    - re-discovered the "hard way"; illustrated later in Experiences section




June 6, 2007

## Challenges

### Parallelism and Co-Planarity

 In production test, all combinations of probecards and testers need to be interchangeable and parallel



17

- Parallelism and Co-Planarity
  - Parallelism tolerance windows (z-variation across die):
    - Cobra Probes: 50 100um
    - TFI Probes: **8 20um !**
  - Levelling procedure with the J973 testhead fixture was not accurate or repeatable enough to maintain the TFI tolerance window


- Parallelism and Co-Planarity
  - IBM developed a procedure using the TEL prober look-up optics to "dial in" the J973 testhead levelling using a "golden" standard probecard
  - The rigid and co-planar nature of the probe array (held in place under vacuum) gave us a very accurate measurement of probe parallelism

## Challenges

#### Parallelism and Co-Planarity ightarrow

 Illustration of planarization measurement process





## Challenges

### • Vacuum

Why use vacuum?

- Probehead needed to be thin to minimize pedestal height
- Quick installation and removal of probehead
- Simple probehead design:
  - TFI foil, adhesive, mounting plate
  - No screw-holes or crevices to trap chemical cleaning solution
- Probers already need a steady, reliable vacuum supply

### Challenges

Vacuum
<u>Why use vacuum?</u>

- Probes are held tightly against the pedestal, which prevents:

- Extra impact force for "sagging" probes in the array center
- Any micro-bonds between probes and C4s from pulling and strecthing the film during separation

# Challenges

### Vacuum

Vacuum lines are routed through the prober to two places:

- Tester-side of probecard when docked
- Probecard loading tray at front of prober



June 6, 2007

## Challenges

**Testhead** Port

**Prober Tray Port** 

A at

• Vacuum

 Since probecards need two vacuum interface ports, miniature check-valves are used in the probecard tube routing to prevent leaking from the unused vacuum port

(to Testhead)

(to TFI Probe)

June 6, 2007

IEEE SW Test Workshop


**Check Valves** 

(to Prober)

- Handling and Cleaning
  - TFI probe electrical contact is very sensitive to foreign material contamination, especially between the probe and pedestal
  - The probe has little to no lateral "scrub" during contact to break through any FM


### Challenges

- Handling and Cleaning
  - FM contamination has been and continues to be the biggest source of failed TFI test setups
  - Skin flakes were found to be the primary culprit



June 6, 2007

- Handling and Cleaning
  - The 4-inch plastic wafer containers used to store TFI probes are non-ESD
  - The charge built up from opening the container may be attracting FM to the probes



## Challenges

Handling and Cleaning

Options are being evaluated to solution the FM issue:

- Ionizers and gloves at probe inspection stations
- Ionizers at testers during probe loading
- ESD containers
- UV microscope inspection
- Auto-loading cartridges (like a CD changer)

- Handling and Cleaning
  - The sculpted shape of the TFI pin does not allow for standard probe polishing techniques used at in-situ cleaning
  - TFI probes must be removed from the tester at each cleaning cycle to be sent for off-line chemical cleaning

- Handling and Cleaning
  - Off-line chemical cleaning is effective, but significantly increases tool down-time, and requires at least 1 spare probe per tool
  - Probes are often allowed to run longer than the allowed cleaning cycle to avoid re-setup of a tool, diminishing probe life and risking product damage

## Challenges

Handling and Cleaning

Options for allowing in-situ TFI cleaning:


- Altering metallurgy and tip shape to allow abrasive cleaning
- Chemical cleaning station inside prober
- Auto-loading/unloading cartridge inside prober

- Thermal Constraints
  - TFI probes maintain very stable X-Y position over wide temperature range (-10°C to 75°C production, 90°C lab)
  - However, TFI probes are susceptible to contact failure from drastic thermal gradients within a die through <u>vertical expansion</u> (illustrated in Experiences section)

# Challenges

### Retest Constraints


- TFI probe tips are sculpted to puncture through the tinoxide on a C4 with minimal force
- After probing, the impression on the C4 is permanent. Each time a die is probed, a new impression is made.



## Challenges

### Retest Constraints

 Though parallelism and co-planarity are held within tight windows, contact becomes more difficult with each re-test.



June 6, 2007

- Retest Constraints
  - It was found that a 3<sup>rd</sup> test pass yielded too many contact fails and risked permanent deformation of the C4s.
  - Test routing procedures were altered to mandate a reflow step after the 2<sup>nd</sup> test pass.

- Background
- Benefits
  - Why does IBM use TFI?
- Challenges
  - Parallelism and Co-Planarity
  - Vacuum
  - Handling and Cleaning
  - Thermal Constraints
  - Retest Constraints
- Experiences
  - "Channel 119 The Crushed Pin Issue"
  - "Channel 113 The Hotspot Issue"
  - "When Processors Attack"
- Summary



- "Channel 119 The Crushed Pin Issue"
  - After several weeks of successful testing on POWER5+ earlyuser hardware (EUH), a rash of contact issues started happening, and worsened over time
  - The contact fails were always with only a few (1-3) signals, and Channel 119 was by far the most common
  - There was no evident pattern isolating specific testers, probecards, or product vintages



- "Channel 119 The Crushed Pin Issue"
  - Inspection of impressions on the wafer did not reveal any evidence of light-probing, or on the C4 for Channel 119
  - No evidence of TFI probe damage was observed under standard microscope inspection



"Channel 119 – The Crushed Pin Issue"


 During further "micro" inspection of the failing C4 hitmark on the wafer, indexing from site to site revealed a deep C4 impression on a <u>non-functional, partial site</u>



"Channel 119 – The Crushed Pin Issue"

- IBM does not use the product C4 image for partial sites on the


wafer edges



June 6, 2007




- "Channel 119 The Crushed Pin Issue"
  - Closer inspection of a failing TFI probe revealed uniform impressions in the film






- "Channel 119 The Crushed Pin Issue"
  - An overlay of the probe array on data for the C4 plating mask revealed that only the few failing signals were hitting C4s on the "partial site"





- "Channel 119 The Crushed Pin Issue"
  - The impressions for Ch. 119 did not look lighter because the polyimide film was strong enough keep the flattened probes from contacting the pedestal under load!



June 6, 2007

43




- "Channel 119 The Crushed Pin Issue"
  - Lesson Learned:
    - Use the die mapping feature on the prober!

- Background
- Benefits
  - Why does IBM use TFI?
- Challenges
  - Parallelism and Co-Planarity
  - Vacuum
  - Handling and Cleaning
  - Thermal Constraints
  - Retest Constraints
- Experiences
  - "Channel 119 The Crushed Pin Issue"
  - "Channel 113 The Hotspot Issue"
  - "When Processors Attack"
- Summary



- "Channel 113 The Hotspot Issue"
  - Test engineers began noticing high fallout on POWER5+ for faster chips on the 2<sup>nd</sup> test pass (70°C). An unwelcome effect was revealed during the high-corner voltage screen ....





- "Channel 113 The Hotspot Issue"
  - IBM uses Built-In Self Test (BIST) in our test methodology so:
    - Not all signals need to be probed at wafer
    - Testers don't need as many signal cards



## "Channel 113 – The Hotspot Issue"

- The chip has the two logical cores on the top 3<sup>rd</sup> of the die, and the L2 arrays on the right and bottom edges


June 6, 2007

**IEEE SW Test Workshop** 

48



- "Channel 113 The Hotspot Issue"
  - On faster dies, a thermal gradient developed during this voltage screen, causing one signal in the corner to lose contact




June 6, 2007



- "Channel 113 The Hotspot Issue"
  - The solution was to build in a pull-up on that signal in the next revision of the chip design, since it only needed to be in a certain state during the screen
  - To test older product, the chuck temperature had to be lowered by 15°C so the cores didn't get as hot



- "Channel 113 The Hotspot Issue"
  - Using a prober with a Liquid Thermal Interface (LTI) chuck would have likely solved this issue, but was not qualified for production at the time





- "Channel 113 The Hotspot Issue"
  - Lesson Learned:
    - Don't mix with TFI with thermal gradients across a die!

- Background
- Benefits
  - Why does IBM use TFI?
- Challenges
  - Parallelism and Co-Planarity
  - Vacuum
  - Handling and Cleaning
  - Thermal Constraints
  - Retest Constraints
- Experiences
  - "Channel 119 The Crushed Pin Issue"
  - "Channel 113 The Hotspot Issue"
  - "When Processors Attack"

Summary




- "When Processors Attack"
  - The Early-User Hardware (EUH) phase of developing a new chip design is usually an "eventful" period on the test floor
  - The following are samples of the sacrifices our probes have made to protect our servers....



"When Processors Attack"


- Unfortunately, these are all different probes



June 6, 2007




"When Processors Attack"



June 6, 2007




"When Processors Attack"



June 6, 2007

# Experiences


"When Processors Attack"



June 6, 2007

# Experiences

## "When Processors Attack"



IEEE SW Test Workshop

June 6, 2007

- Background
- Benefits
  - Why does IBM use TFI?
- Challenges
  - Parallelism and Co-Planarity
  - Vacuum
  - Handling and Cleaning
  - Thermal Constraints
  - Retest Constraints
- Experiences
  - "Channel 119 The Crushed Pin Issue"
  - "Channel 113 The Hotspot Issue"
  - "When Processors Attack"

• Summary



- TFI is not a very "forgiving" probe technology
- TFI has demanded significant effort and resources make it a production-worthy probing solution
- IBM has developed significant infrastructure around TFI to bring it to the production test floor

#### <u>but...</u>

- TFI has enabled IBM's test capability to match the increasingly high performance and complexity of its server and mainframe processors
- TFI has enabled IBM to gain and maintain its performance lead in the high-end server market

# **Acknowledgements**

Special thanks to the TFI Engineering and Support teams for their ightarrowcontributions to this paper:

John Hagios	IBM
Steve Duda	IBM
Sally Francis	IBM
Sam McKnight	IBM
Jack Courtney	IBM
Phil Diesing	IBM
Mike Ingalls	IBM