### IEEE SW Test Workshop Semiconductor Wafer Test Workshop

#### Debbora Ahlgren Vice President and Chief Marketing Officer



June 8-11, 2008 San Diego, CA USA

#### **Consumers in the Drivers' Seats**



#### The Global Electronics Industry



#### The Pervasiveness of Semiconductors



#### The Prevailing Laws – Moore

#### More than Moore: Application-Driven Process Diversification



### **Silicon Future**



Source: Intel

#### The Prevailing Laws – Amdahl

#### Increasing Throughput through Parallelism





144 Cores





Parallel Speed-Up= 1/(Serial% + (1-Serial%)/N)

N= number of cores

#### **Nano-scale Semiconductor Devices**



Source: Samsung

#### **MPU to Multi-Core SoC Trend**



#### More than Moore

#### More than Moore: Application-Driven Process Diversification



#### Qualcomm vs. Intel



Source: Core Logic 2008

### **3 Imperatives For Mobile Internet**

#### Innovation in Distribution:

- <u>Chipsets</u>: Single chip WiFi + WiMAX
- <u>Devices</u>: Embed chipsets in mass market laptops and consumer electronic devices
- <u>Distribution</u>: Leverage consumer electronics sales distribution channels



#### **Innovation Multimedia Solutions:** Visual Centric, Interactive,

Sony Music USA

Personal Broadband







### The WiMAX Ecosystem





#### System Performance Bottleneck

Performance gap between DRAM and Storage is 4X greater than between DRAM and CPU



Source: Samsung 2007

### System-in-a-Package vs System-on-a-Chip



#### Increasing Memory Bandwidth (BW) to Keep Pace



Source: Intel

#### **3D-IC** Market and Roadmap



Source: YOLE Développement 2007

#### Motivation!!



Source: Lewis and Lee 2007

#### The Evolution of SoC Platform

- System-level design for faster time to market and efficiency
- Development of standard platform solution with flexible architecture
- Ideal core development



Source: Core Logic 2008

# DFT Provides Access to the Combinational Logic Using the State Logic



#### Post-Fault Simulation – Works OK for Combinational logic



# But What Do You Do When the Fault is in the State Logic?



### **Evolution of the Tester**



## Integrated Solution for Accelerated Yield Ramp Linking Design to Silicon



Generate test patterns

High coverage tests for sub 90nm defects



Capture failure data

Zero overhead data logs for hundreds of failures



Triage failing die

Efficient data analysis to harvest most representative failures



Volume analysis

Identify systematic sources of yield loss (logical & physical)



Precision analysis

Identify most representative die causing yield loss (logical)



PFA

Highest probability die with X-Y locations confirms diagnosis

Identify layout feature causing

vield loss

#### **DRAM Test Cost vs. Parallelism**



#### DRAM Test Cell Cost Breakdown – 1990s – 2000s



#### **Overall Challenge to the Industry**

Our future has a critical need for innovation and collaboration – across the boundaries of design, test and fabrication – to support the "faster", "more" and "cheaper" that are the requisites of the consumer economy.



#### **Back Up Slides**

# Rapid Technology Change & Consumerization



# Rapid Technology Change & Consumerization

