IEEE SW Test Workshop Semiconductor Wafer Test Workshop

Robert Doherty Analog Devices, Inc.

Robert Rogers Wentworth Laboratories, Inc.

SWTW 7777

Vertical Probe Alternative for Cantilever Pad Probing



June 8-11, 2008 San Diego, CA USA

Introduction

This presentation summarizes Analog Devices, Inc.'s evaluation and testing results using an alternative vertical probe card with pointed probes for testing ADI's mixed signal, multi dut applications on bond pads.

This evaluation is intended to investigate vertical probe card technology as an alternative to traditional cantilever cards used by ADI. The potential benefits of smaller scrub marks, higher frequency, longer card life, easy in house maintenance and potential over-all value when compared to either cantilever or higher cost membrane cards which ADI's uses for higher frequency applications.



June 8 to 11, 2008

Overview

- Analog Devices Inc. testing needs
- Project Objective
- Benefits
- Testing Plan
- Results
- Probe design making this possible
- Next Steps



June 8 to 11, 2008

Analog Devices, Inc. Test Needs

- High performance linear & mixed signal testing
- Lowest cost per touchdown for vertical design
- Low inductance paths for high frequency signals
- Higher frequency than cantilever can provide
- Provide the technical and production test benefits of vertical at a cost closer to cantilever
- Minimize scrub marks for automotive products



June 8 to 11, 2008

Project Objective

- Develop a lower cost vertical probe card capability for lower volume but high performance analog components.
- Develop this vertical probe capability to work on standard bond pad spacing and later for redistributed bump die
- Maintain a price structure which is a cost effective alternative to membrane probe



June 8 to 11, 2008

Design Objective





June 8 to 11, 2008

Vertical Probe Benefits

- Longer touchdown life between rebuilds
- Higher test frequency capability
- Ability to repair in-house
- Reduced scrub mark size with pointed probe, vs. cantilever scrub
- Use on low volume bump applications
 - Cost effective for ADI products



June 8 to 11, 2008

Initial Test Plan

- First design compared CRES on custom test chip designed for bump wafers

 CRES Values compared to Cantilever
- Data was only used to validate the probe card design concept, early work had stuck pins but did function electrically as desired.



June 8 to 11, 2008

Test Plan

- Test a Power Management chip using both a cantilever ring and new vertical probe card with the same wafers and compare the probe yield and needle performance.
- Optimize the cleaning frequency as required
 - Started at once per wafer
 - later 3-4 times per wafer
 - settled for every 3,000 touchdowns
 - Forced Multi touchdown per DUT to accelerate wear & tear
 - Evaluate any degradation to the PCB and yields



June 8 to 11, 2008

Value of Vertical Direct Docking



There are several blocks within this interface that can cause a high Z condition.

At each interface there can be a reflection which causes a distortion in DUT input signal. As a result, it can be inadequate for higher speed testing.



Less reflection with simple Impedance



Comparison of Substrate vs Direct Dock Interface Example: via Substrate Interface





June 8 to 11, 2008

Comparison of Substrate vs Direct Dock Interface Example : Substrate Interface



June 8 to 11, 2008

Comparison of Substrate vs Direct Dock Interface Example : Direct Dock



June 8 to 11, 2008

Direct Dock PCB

Gap between contacts= 66.6um



Direct Dock PCB Design

- Eliminates need for substrate (MLO, MLC)
 - Lower cost
 - No lead time for substrate fab
 - Analog in-house PCB design

PCB ch9757



June 8 to 11, 2008

Analog Devices Probe Card



Vertical Direct Dock Probe Card

- Uses chemically etched pointed contacts to break through oxides
- Effective alternative to cantilever type probe cards:
 - Does not require planarization or alignment maintenance
 - Easier, faster onsite maintainability
 - Large arrays
 - Test more devices simultaneously
 - Multi-die applications: 1x4, 1x8, 2x2, 2x4
 - Lower cost alternative to low volume high performance







June 8 to 11, 2008





June 8 to 11, 2008

BeCu Pointed Saber[®]Probe Properties



Current Capacity at 25°C :
Current Required to "Blow" :
Resistivity:
Conductivity @ 20°C :

600 mA for 2 minutes 1,300 mA 7.0 uohm–cm .129 1Mohm–cm



June 8 to 11, 2008

Direct Dock Vertical Probe Maintenance Process

Insert contact thru upper die, lower die and push past







Removal: Grasp contact and pull contact out

June 8 to 11, 2008

Reduced Probe Marks

- Pointed probe design for lower CRES
- Pad sizes shrinking, thus smaller scrub marks are desirable
- Probe and re-probe on same pads are now possible with minimal damage



June 8 to 11, 2008

Results

COMP	OSITE B	IN SUMM	ARY				05/20/	/08 1	7:39:12
	Selec	ted Pass	s Numbera:	1					
	Pass:	Pass: 501254		Machine ID:		: plo	ct18		
	Fail: 20172		Reference X:		K: 24				
	Total	: 5214	426	Ref	erence :	2: 23			
	Wafer	s: 62		AV	erage Y:	ield:	96.131%		
OVER	ALL RE-	TEST SUN	MARY						
12202121	Re-Te	sted		0					
	Recov	reed		0					
	Re-Te	st Rate		0.000%					
	Re-Te	st Recov	very	0.000%					
						1 and 1 and 1	1 2020-2010-0		
	Testa	ble Die	: 53716	8 Not	Tested	Die:	92560		
	1	ample Tr	486700	3	Skip D	le:	76919		
	E	orce Ter	est. 50400		No Tour	-Y:	10010		
	1	0000 100			Untest	ed:	15742		
				Bin	Assigne	ed:	0		
OVER	ALL BIN	SUMMARY	£						
Bin	P/F	Tota	1 Bin %	Sample	Force	Sample	e Assign		
1	Pass	501254	4 96.131%	0	0	0			
7	Fail	929	9 0.178%	0	0	0			
8	Fail	68	0.132%	0	0	0			
10	Fall	110	5 0.007%	0	0	0			
11	Fail	119	2 0.0129	0	0	0			
12	Fail	1548	5 2 970%	0	ő	0			
14	Fail	671	8 0.130%	a	0	0			
16	Fail	1100	0.211%	0	0	õ			
BIN	SUMMARY	BY PAS	5						
Pass	1.1 -	TEST							
Bin	P/F	Total	Bin %						
1	Pass	501254	96.131%						
7	Fail	929	0.178%						
8	Fail	687	0.132%						
9	Fail	38	0.007%						
10	Fail	1192	0.229%						
11	Fail	63	0.012%						
12	Fail	15485	2.970%						
14	Fail	1100	0.130%						
10	F 61 7 7	1100	0.2113						



Results

Navigator									
File Tools Data Directories	<u>Н</u> ер								
NFC Navigator									
Edit Setup Main Cell Status Single Wafer Mapping Composite Wafer Mapping System Configuration Privileges: Operator —									
Ap View Report									
and international state of the	Composite Wafer Map Pass: 1.1 of 1								
	100.0x Setup Name								
And Article States, Science, 199	Lot Name Multiple								
and the second second which the second	90.00–99.9 Water ID Multiple								
	# Waters 62								
	80.00-89.9 Water Size 1130 mm								
	Elst Apple 0								
	70.00-79.9 Mod. Date 12/05/07 16:53:19								
[1] A.	60.00-69.9. Date Summary								
[14] A.S. A.M. M. Z. M. (1997) Rev. 1	# Die % ADPW								
	Solution Pass Sol 254 96.1 3% 084.00 Fall 20172 3.57% 325.00 40.00-49.9 Force 0 0.00% 788.00								
	30.00-39.9 Datalog 0								
	20.00-29.9 Ink Only 76818								
	Leference (24.23)								
	10.00-19.9								
	0.10-9.90₩								
	30.0x								
17	Apply								
I 100 Die Type X Y %Group %Other	Reset								
05/20/08 16:59:03 Cell /usr/nevigator/nev/cells/cell_11 is considered an incomplete cell. Data Disk 05/20/08 16:59:03 Please check it and either delete it or regreate it.									
S%									
June 8 to 11, 2008 IEEE SW Test Workshop									

23

Various Probe marks

Blade



Epoxy cantilever



June 8 to 11, 2008

Vertical probe – 8 times



Results: Scrub Mark Comparison

Vertical card gram force applied at 125 um over drive = approx. 6 grams

Vertical card < scrub marks

Cantilever scrub marks



June 8 to 11, 2008

Probe Head to PCB Pad Contact

Analysis after 1.1 million touchdowns





June 8 to 11, 2008

Probe Mark Analysis

- 5 um pad penetration+5 um berm



SWTW FFF7

June 8 to 11, 2008

IEEE SW Test Workshop

27

Reduced Probe Marks

- Pointed probes required for lower CRES
- Pad sizes shrinking, thus smaller scrub marks are desirable and required
- Probe and re-probe on same pads were now possible with minimal damage



June 8 to 11, 2008

Cleaning Process Used

- Using International Test Solutions (PL5001-3sh)
- Cleaning determined to be best at 3,000 TD's based on current yield analysis
- Cleaning motion: Z x 10 times for pointed probes
- Using same cleaning material as used for standard cantilever designs



Frequency vs. Cost Chart



June 8 to 11, 2008

Testing Conclusions

- Direct Dock vertical probe card provided a cost effective alternative to cantilever for low volume, high performance products
- Frequency should be much improved over cantilever & may even compete at some level with membrane probes
- This design can meet Analog's test needs at a lower cost than membrane type probe card
- Card life confirmed to 1+ Million touchdowns before offline cleaning is necessary
- Yields were as good as cantilever card designs
- Scrub marks much smaller and preferred



What's Next?

- Evaluate maximum frequency testing
 - Determine if electrical coupling is a limitation
- Optimize in-line cleaning methods
- Review CTE of upper core materials
- Evaluate temperature testing capability
 - Initial data shows promising result at hot
 - Probes sticking at cold (32F, 0C)
- Release this design to more mainstream high performance linear devices
 - Use this direct dock design on high frequency products
 - Take advantage of the short probe and reduced inductance vs. cantilever



June 8 to 11, 2008

Acknowledgements

- John McHatton Analog Devices, Inc.
- Craig Ventola Analog Devices, Inc.
- Brian Cannazaro Analog Devices, Inc.
- Don Hicks Wentworth Laboratories, Inc.
- Keyur Desai Wentworth Laboratories, Inc.



June 8 to 11, 2008