



**SW Test Workshop**  
Semiconductor Wafer Test Workshop

## Automated Testing of Bare Die-to-Die Stacks

Erik Jan Marinissen  
Bart De Wachter  
Teng Wang  
imec



Jens Fiedler  
Jörg Kiesewetter  
Karsten Stoll

Dan Rishavy (Presented By)  
Cascade Microtech










June 5-8, 2016

# ■ Presentation Outline

1. Introduction
2. Experimental Set-Up
  - Test Equipment
  - Misalignment Correction Algorithm
  - Test Algorithm
  - Stacked Test Chips
  - Types of Carriers
  - Automatic Re-Align in Action
3. Experimental Results
  - Results on Dicing Tape on Tape Frames for Ø100mm Wafers
  - Results on Sheets of Single-Sided Thermal-Release Tape
  - Results on Double-Sided Thermal-Release Tape of Ø300mm Carrier Wafers
4. Conclusion

## ■ Die-to-Die (D2D) Stacking


- D2D stacking is an efficient way to generate stacks
  - Allows to
    - Stack dies of different sizes
    - Stack pass-tested dies on pass-tested dies
  - Often utilized for research test chips at IMEC
    - Small and medium quantities
- Transport of D2D stacks in waffle packs



# Options for Post-Bond D2D Stack Testing

## 1. Per-Stack Placement on Prober

- Risk of falling out of waffle pack
- Risk of losing stack tracking
- Manual lifting, placement on chuck
- Per-stack probe-to-pad alignment
- Requires engineering presence
- Bottle-neck in test throughput



## 2. Stacks in Bare-Die Tray

- Need to hold dies in tray during probing, e.g. through vacuum
  - Custom-made trays with vacuum distribution
    - Expensive, need one per die size
  - Cheaper alternative: drill holes in waffle pack
- Requires transfer from original waffle pack into tray and vice versa – so far, manual
- Requires per-stack probe-to-pad alignment



## ■ Concept: Pick-n-Place Array on Carrier Substrate

- Pick-n-place D2D stacks in matrix structure on wafer(-like) carrier substrate
  - **Allows for**
    - Loading a single substrate implies loading many D2D stacks in parallel in probe station
    - Automatic index stepping over D2D array by probe station
    - Possible reuse of substrate form factor by OSAT
  - **Requires**
    - Temporary bonding of D2D stacks to carrier substrate
    - Rather accurate pick-n-place (PnP) operation
    - Ability to still correct small PnP mis-alignments on probe station
    - Marking of bad dies: physical (inking) or electronic (wafer map)
- **Substrate Options**
  1. Tape on tape frame
  2. Tape sheets
  3. Carrier wafer



# ■ Presentation Outline

1. Introduction
2. Experimental Set-Up
  - Test Equipment
  - Misalignment Correction Algorithm
  - Test Algorithm
  - Stacked Test Chips
  - Types of Carriers
  - Automatic Re-Align in Action
3. Experimental Results
  - Results on Dicing Tape on Tape Frames for Ø100mm Wafers
  - Results on Sheets of Single-Sided Thermal-Release Tape
  - Results on Double-Sided Thermal-Release Tape of Ø300mm Carrier Wafers
4. Conclusion

# Test Equipment – CM300 Probe Station

## Specification



- Cluster configuration
  - Two probers: left/right
  - Shared MHU auto-loader
- Thermo chucks

## Substrate Loading

- Via auto-loader
  - Ø300mm wafers
- Via front-side load port
  - Wafers up to Ø300mm
  - Tape frames for wafers up to Ø300mm

## Location

- IMEC's 300mm fab (in-line)



# Misalignment Correction Algorithm


## Software Functions in Velox

- ReAlign 2 H : wafer;  $x$ ,  $y$ ,  $z$ , and  $\theta$ ;  
after loading new wafer or temperature changes
- ReAlign 2 C :  $n^{\text{th}}$  die;  $x$ ,  $y$ ,  $z$ ;  
accuracy improvement on small pads
- AlignChip : single die;  $x$ ,  $y$ ,  $z$ , and  $\theta$ ;  
for singulated dies and positioners



## Correction with AlignChip

- Use with Platen Camera: field-of-view  $1.50 \text{ mm} \times 1.10 \text{ mm}$
- Correction possible as long as alignment pattern is in FoV
- Constrained capability to resolve rotational misalignments
  - $\theta_{\text{stack}}$ : rotation around center of die stack (ideally to be applied)
  - $\theta_{\text{chuck}}$ : rotation around center of chuck (installed mechanism)
- Search area can be enlarged by stepping around
- Can use alternative (back-up) alignment pattern





# ■ Test Algorithm

## Algorithm:

Step 1: SetUpProject

**for all** tape frames **do** {

    Step 2: ManualOperation

    Step 3: AutomatedOperation

}

### Step 1: SetUpProject

- 1: Measure x,y StepNextDie index
- 2: Training of AlignChip plug-in: pattern recognition and Home setting
- 3: Training of DetectWaferHeight plug-in
- 4: Create "wafer" map:
- 5:   Maximum number of die stacks in x and y (e.g., 7×7)
- 6:   Input x,y StepNextDie index as measured in Step 1.1
- 7:   Define coordinate system (e.g. origin (0,0) is SW die stack)
- 8:   Define probe route (e.g., snake bottom-up)
- 9: Load probe-card training model (or re-train probe card)

### Step 2: ManualOperation


- 1: Place tape frame on chuck with center die on center of chuck
- 2: Indicate in wafer map dies stacks to-be-probed/skipped
- 3: Move chuck to Platen Camera
- 4: Move manually to (nearby) dicing street of center bottom die
- 5: Align2Point for first coarse alignment of tape frame
- 6: Move manually to Home position on center die stack

### Step 3: AutomatedOperation

- 1: Perform AlignChip on center die stack
- 2: Perform DetectWaferHeight  
*% SynchronPosition is defined (by means of pattern recognition of cross  
% on chuck) and wafer height detection is performed on center die*
- 3: **for all** dies stacks **do** {
- 4:   StepNextDie *% first sub-die (0,0) is base to start AlignChip*
- 5:   Move under Platen Camera
- 6:   AlignChip
- 7:   FindFocus: invokes LabVIEW algorithm for calculation ContactHeight
- 8:   AlignChip *% Second time, just to be sure*
- 9:   Move to ProbePosition *% Now perfectly aligned*
- 10:   Set Home
- 11:   Prepare test: datafile headers, light off, init contact counter, etc.
- 12:   **for all** sub-dies **do** {
- 13:     Contact; measure; Separate; write data to file
- 14:     StepNextSubdie
- 15:   }
- 16: }



# Rectangular “Wafer” Maps with Skip Option





## In Step 1 (for all substrates)

- Maximum number of dies stacks in x and y
- Input x,y StepNextDie index measured in Step 1.1
- Define coordinate system (e.g., SW stack is origin)
- Define probe route (e.g., snake bottom-up)





## In Step 2 (individually for each substrate)

- Indicate in wafer map dies stacks to-be-probed/skipped



## Stacked Test Chips

- Two-die test-chip stacks
  - PTCO:  $5.2 \times 5.2 \text{mm}^2$
  - PTCP:  $10.2 \times 10.2 \text{mm}^2$
- Post-bond testing on bare PTCO/P stacks
  - Probing on multiple probe-pad modules
  - All probe-pad modules are located on the front-side (= top-side) of the bottom die
  - Each probe-pad module is IMEC's standard  $2 \times 12$  module



## ■ Types of Carriers

### 1. Dicing Tape on Tape Frames for Ø100mm Wafers




- Blue dicing tape manually laminated on frame
- PTCO/P D2D stacks in arrays of max.  $7 \times 7 = 49$  stacks/frame
- In total: 372 PTCO/P stacks on 15 frames

### 2. Sheets of Single-Sided Thermal-Release Tape

- White tape with thick polyester backing layer
- Can serve as stand-alone carrier
- PTCO/P D2D stacks in arrays of max.  $9 \times 9 = 81$  stacks/sheet


### 3. Double-Sided Thermal-Release Tape on Carrier Wafers

- Transparent tape affixed to a blank Ø300mm carrier wafer
- Allows to use the probe station's auto-loader
- PTCO/P D2D stacks in arrays of  $7 \times 7 = 49$  stacks/wafer



# Automatic Re-Align in Action


Extra-long cantilever needles to  
↓ compensate for stacked-die height




Validation of correct operation by  
↓ checking probe mark locations



Training of alignment pattern  
(here: alignment cross on bottom die) ↓



# Results on Double-Sided TR Tape – 2/2



Test sequence  
and video by  
Bart De Wachter




## ■ Presentation Outline

1. Introduction
2. Experimental Set-Up
  - Test Equipment
  - Misalignment Correction Algorithm
  - Test Algorithm
  - Stacked Test Chips
  - Types of Carriers
  - Automatic Re-Align in Action
3. Experimental Results
  - Results on Dicing Tape on Tape Frames for Ø100mm Wafers
  - Results on Sheets of Single-Sided Thermal-Release Tape
  - Results on Double-Sided Thermal-Release Tape of Ø300mm Carrier Wafers
4. Conclusion

## ■ Results on Dicing Tape on Tape Frame – 1/2

### ■ Tape Frames for Ø100mm Wafers

- 100mm used due to pick and place compatibility
- Manual loading via front port chuck pull-out
- Reused tape frames sometimes bent: difficult for chuck's vacuum
- Tape wrinkles due to manual lamination; most of them disappeared over time






# Results on Dicing Tape on Tape Frame – 2/2

- **Re-Align Operation Largely Successful**
  - Performance: ~30 seconds/stack
    - Two AlignChip invocations (Step 3.6 + 3.8)
    - Two alignment patterns per AlignChip
- **Re-Align Issues**
  - Two instances 90° rotated: manual mistake in PnP preparation
  - Two instances with obscured alignment patterns due to underfill fillet/out-bleeding


0,0	1,0
0,-1	1,-1
0,-2	1,-2
0,-3	1,-3
0,-4	1,-4
0,-5	1,-5
0,-6	1,-6

Die Stack	Wafer Map Location	$x_c$ ( $\mu\text{m}$ )	$y_c$ ( $\mu\text{m}$ )	$\theta_c$ ( $^\circ$ )
1	(0,0)	-110	59	0.065
2	(1,0)	-203	28	-0.079
3	(1,-1)	-86	113	0.177
4	(0,-1)	1	267	0.198
5	(0,-2)	-37	55	-0.275
6	(1,-2)	-39	55	0.069
7	(1,-3)	-20	91	-0.028
8	(0,-3)	0	0	-0.155
9	(0,-4)	-4	91	0.138
10	(1,-4)	8	51	-0.091
11	(1,-5)	-	-	-
12	(0,-5)	-127	245	0.371
13	(0,-6)	-111	184	-0.079
14	(1,-6)	133	6	-0.388
Minimum		-203	0	-0.388
Maximum		133	267	0.371
Average(abs)		67.6	95.8	0.163
Std.dev(abs)		62.5	82.4	0.112



## ■ Results on Single-Sided TR Tape – 1/2

- **Sheets of Thermal-Release Tape**
  - Stand-alone tape sheets, no frame necessary
  - No bent frames, no tape wrinkling
  - Better PnP accuracy, narrower ‘streets’
  - Manual loading via front port
- **Re-Align Operation Largely Successful**
  - Performance: avg. 13.1 seconds/stack
    - One AlignChip invocation (Step 3.6; skipped Step 3.8)
    - Two alignment patterns
- **Re-Align Learnings**
  - Stacks 6+7: too large  $\theta_{\text{stack}}$ , skipped in wafer map
  - Stack 45: large  $\theta_{\text{stack}}$ , missed alignment for Stacks 46+47



0,8	1,8	2,8	3,8	4,8	5,8	6,8	7,8	8,8
0,7	1,7	2,7	3,7	4,7	5,7	6,7	7,7	8,7
0,6	1,6	2,6	3,6	4,6	5,6	6,6	7,6	8,6
0,5	1,5	2,5	3,5	4,5	5,5	6,5	7,5	8,5
0,4	1,4	2,4	3,4	4,4	5,4	6,4	7,4	8,4
0,3	1,3	2,3	3,3	4,3	5,3	6,3	7,3	8,3
0,2	1,2	2,2	3,2	4,2	5,2	6,2	7,2	8,2
0,1	1,1	2,1	3,1	4,1	5,1	6,1	7,1	8,1
0,0	1,0	2,0	3,0	4,0	5,0	6,0	7,0	8,0






# Results on Double-Sided TR Tape – 1/2

- Thermal-Release Tape on Ø300mm Carrier Wafer
  - Enable loading with auto-loader



- Re-Align Operation Successful
  - Performance: avg. 5.9 seconds/stack
    - One AlignChip invocation
    - One alignment pattern
  - Long compared to StepNextDie (= 0.9 s), but a lot faster than manual alignment!



Die Stack	Wafer Map Location	$x_c$ ( $\mu\text{m}$ )	$y_c$ ( $\mu\text{m}$ )	$\theta_c$ ( $^\circ$ )	$t_{AC}$ (s)	$t_{SND}$ (s)
1	(0,0)	-0.2	-0.2	-0.004	5.4	2.1
2	(6,-1)	21.3	47.2	-0.035	5.6	1.1
3	(5,-1)	21.3	61.1	-0.035	5.5	0.8
4	(4,-1)	17.0	70.0	-0.045	5.6	0.9
5	(3,-1)	12.4	74.9	0.013	5.5	1.1
6	(1,-1)	-16.1	66.4	-0.062	6.5	0.9
7	(0,-1)	-19.3	64.2	0.048	5.5	1.0
8	(0,-2)	-10.0	160.1	0.040	5.5	0.9
9	(1,-2)	-5.7	160.0	0.014	5.5	0.9
10	(2,-2)	-8.8	162.7	0.012	5.5	0.8
11	(3,-2)	-4.6	167.2	-0.003	5.5	0.9
12	(4,-2)	2.9	176.2	0.036	5.7	0.9
13	(5,-2)	-1.3	177.0	0.039	5.5	0.9
14	(6,-2)	6.4	180.3	0.019	5.6	0.9
15	(6,-3)	10.4	293.2	0.060	6.7	0.8
16	(5,-3)	8.6	297.2	-0.042	5.4	0.8
17	(4,-3)	8.8	313.8	0.004	5.6	0.9
18	(3,-3)	4.6	312.3	0.022	5.4	0.8
19	(2,-3)	-0.6	310.4	-0.012	5.5	0.9
20	(1,-3)	-3.3	319.2	-0.020	5.6	0.8
21	(0,-3)	-5.5	286.4	-0.045	5.5	0.9
22	(0,-4)	-8.2	330.0	-0.043	5.5	0.9
23	(1,-4)	9.2	293.2	-0.072	6.7	0.9
24	(2,-4)	0.7	302.1	0.062	6.7	0.9
25	(3,-4)	3.2	298.1	0.014	5.5	0.8
26	(4,-4)	3.3	282.9	-0.016	5.4	0.9
27	(5,-4)	28.3	305.2	-0.064	6.7	0.8
28	(6,-4)	-0.3	229.6	0.113	6.8	0.9
29	(6,-5)	18.8	369.5	-0.071	6.8	0.9
30	(5,-5)	11.4	373.8	-0.029	5.5	0.9
31	(4,-5)	8.6	389.0	0.045	5.6	0.9
32	(3,-5)	7.0	387.8	-0.028	5.6	0.8
33	(2,-5)	-2.3	397.4	0.027	5.4	0.9
34	(1,-5)	23.6	386.3	-0.055	12.1	0.8
35	(0,-5)	16.9	378.5	0.002	5.5	
Minimum		-19.3	-0.2	-0.072	5.4	0.8
Maximum		28.3	397.4	0.113	12.1	2.1
Average(abs)		9.5	240.7	0.036	5.9	0.9
Std.dev(abs)		7.3	116.9	0.024	1.2	0.2

## ■ Presentation Outline

1. Introduction
2. Experimental Set-Up
  - Test Equipment
  - Misalignment Correction Algorithm
  - Test Algorithm
  - Stacked Test Chips
  - Types of Carriers
  - Automatic Re-Align in Action
3. Experimental Results
  - Results on Dicing Tape on Tape Frames for Ø100mm Wafers
  - Results on Sheets of Single-Sided Thermal-Release Tape
  - Results on Double-Sided Thermal-Release Tape of Ø300mm Carrier Wafers
4. Conclusion

## ■ Comparison Experimental Results

### ■ Dicing Tape on Tape Frame

Re-align works, but...

- Bent frames, wrinkled tape
- Less accurate PnP

	$x_c$	$y_c$	$\theta_c$	$t_{AC}^*$	$t_{SND}$
Minimum	-203 $\mu$ m	0 $\mu$ m	-0.388°	~30s	~0.9s
Maximum	+133 $\mu$ m	+267 $\mu$ m	+0.371°		
Average(abs)	$\pm$ 68 $\mu$ m	$\pm$ 96 $\mu$ m	$\pm$ 0.163°		
Std.dev(abs)	$\pm$ 62 $\mu$ m	$\pm$ 82 $\mu$ m	$\pm$ 0.112°		

\* Two times AlignChip, two patterns each

### ■ Single-Sided TR Tape

Re-align works

	$x_c$	$y_c$	$\theta_c$	$t_{AC}^*$	$t_{SND}$
Minimum	-66.0 $\mu$ m	-57.0 $\mu$ m	-0.131°	12.6s	0.8s
Maximum	+70.1 $\mu$ m	+77.7 $\mu$ m	+0.137°	14.3s	1.5s
Average(abs)	$\pm$ 25.7 $\mu$ m	$\pm$ 24.3 $\mu$ m	$\pm$ 0.047°	13.1s	0.9s
Std.dev(abs)	$\pm$ 18.9 $\mu$ m	$\pm$ 17.6 $\mu$ m	$\pm$ 0.035°	0.5s	0.1s

\* One time AlignChip, two patterns each

### ■ Double-Sided TR Tape

Re-align works

- Carrier wafer enables auto-loader

	$x_c$	$y_c$	$\theta_c$	$t_{AC}^*$	$t_{SND}$
Minimum	-19.3 $\mu$ m	-0.2 $\mu$ m	-0.072°	5.4s	0.8s
Maximum	+28.3 $\mu$ m	+397.4 $\mu$ m	+0.113°	12.1s	2.1s
Average(abs)	$\pm$ 9.5 $\mu$ m	$\pm$ 240.7 $\mu$ m	$\pm$ 0.036°	5.9s	0.9s
Std.dev(abs)	$\pm$ 7.3 $\mu$ m	$\pm$ 116.9 $\mu$ m	$\pm$ 0.024°	1.2s	0.2s

\* One time AlignChip, one pattern

## ■ Summary

- Demonstrated feasibility of automated index stepping and re-align on arrays of pick-n-placed bare D2D stacks on substrate carriers
  1. Blue dicing tape on tape frames (for Ø100mm wafers)
  2. Sheets of white single-sided thermal-release tape
  3. Sheets of transparent double-sided thermal-release tape on Ø300mm wafers
- AlignChip of CM300's Velox
  - Features: back-up alignment patterns; stepping to increase search area
  - One invocation for one alignment pattern is mostly sufficient
  - Execution time: AlignChip = 5.9s; StepNextDie = 0.9s; test time = XX s
- Upside potential with exceeded  $\theta_{\text{stack}}$ 
  - $\theta_{\text{stack}} \geq 1.7^\circ$ : AlignChip might lose its way, especially out of chuck center
  - Further improvement: AlignChip; Probe; Undo AlignChip; StepNextDie
- Significant test throughput improvement for IMEC
  - An option for industrial small/medium-volume production testing

## Acknowledgments

- **IMEC**  
(Leuven)
  - Gerald Beyer, Eric Beyne, Giovanni Capuz, Vladimir Cherman, Kristof Croes, Robert Daily, Jaber Derakhshandeh, Mireille Matteredne, Michele Stucchi, Geert Van der Plas, Dimitrios Velenis, Tomas Webbers
- **Cascade Microtech**  
(Dresden / Beaverton)
  - Mario Berg, Juliane Busch, Claus Dietrich, Gavin Fisher, Steve Harris, Ulf Hackius, Geert-Jan Hendricks, Torsten Kern
- **Nitto Denko**  
(Genk / Osaka)
  - Bart Peeters



Part of this work is performed in the project SEA4KET, Semiconductor Equipment Assessment for Key-Enabling Technologies (<http://www.sea4ket.eu>), sub-project 3DIMS, 3D Integrated Measurement System; this project receives funding from the European Union's Seventh Programme for research, technological development, and demonstration under grant agreement No. IST-611332.





**Thank you for  
your attention**

