

Interlayer Dielectric (ILD) Cracking Mechanisms and their Effects on Probe Processes



Daniel Stillman, Daniel Fresquez Texas Instruments Inc.

Outline

- Probe Optimization Why is it needed?
- Objective and obstacles
- Thermal Challenges
 - Interface movement
 - Affects on Z and pre-set OT
- Implementing an automated solution
- Improvements in Silicon Design
- Acknowledgments

Speed Optimization – Why is it needed?

- Improve quality for our customers
 - Extreme temperatures, multiple insertions, and automotive quality requirements make card technology selection critical for the end product.
- Provide a means for PC design
 - Complex probe card designs (matrix, skip row / skip column, diagonal) call for more upfront design work to insure optimal efficiency.
- Provide robust design rules for future technology nodes
 - How do we design for probe?

Objective

- Challenge: Changes in metal design can results in cracks in barrier metals and insulation layers.
 These cracks can results in metal migration and functional failures
- Obstacles: Slowing down Z-speed reduces force induced by probe card technology on IC devices, thus preventing di-electric crack fail modes.

Δ



Thermal Challenges

Thermal movement During probing

- Thermal movement during probing can result in unexpected added probing over travel
- Contact related issues
- Crashed probe cards

Thermal Movement



High Temp Evaluations

Problem

Same probe card showed different thermal curves on two different testers



140um Z movement

40um Z movement

Found the probe card pan hardware was causing changes in thermal movement

Hardware Setup Comparisons



SS and Invar Head Stage Interactions and Optimal Setup Combinations:

- 5 Screws 10 in/lbs torque with Loctite = 25um movement
- 5 Screws, 50 in/lbs torque = 40um 50um
- 12 screws, 30 in/lbs torque = 50um movement

Top performance with all 25 screws and production acceptable= 100um SW Test Workshop - June 5-8, 2016

Implications of Stepping Efficiency at Probe





10

 Background: Material baseline moved from 2 pass probe to 4 pass probe with temperature ranging from 160C to -40C.

 Purpose: The wafer was probed in 8 sections with a various number of touchdowns by the probe card. The objective is to determine probe process margins and what section begins to exhibit probe damage to the under layers. At what level the damage exists and to quantify the amount of damage by means of de-processing.

Probe DOE : Results Summary

- A new wafer probed 12x with max over travel was submitted. The locations for inspection (worst case) are highlighted on the wafer map at right.
- After optical inspection, ½ of the available locations were deprocessed while retaining the pad metallization on the remaining locations.
- Optical inspection revealed marks on top of the ILD's corresponding to the probe marks.
- A FIB cross section revealed that the marks on top of the ILD's were only a surface feature, and no cracks were observed propagating downward.





Optimizing Z speed by PC technology

New Technology Development Overview

- Problem: Base line probing can result in cracks in a new metal stack at low touchdowns.
- Objective: Evaluate the effect of probing on top of new stack up with a vertical probe card to reduce cracking at low touchdowns
 - In this study two speed features were used 5Speed Variable Control.
 - 5SVC: Step one (-500um to -91um 18000um/sec 0.2G) Step two (-90um to 0um 188um/sec 0.01G)
- Procedure: Initial visual inspection: Several probe marks were optically inspected for the appearance of the scrub marks and for any obvious damage.
 - De-processing: Remove Pd with 1 part HCl, 10 parts Nitric Acid, 10 parts
 Acetic Acid (45C, 2 minutes)
 - Inspection Criteria: 16 dies per touchdown section (4 dies per site per touchdown)
- Conclusions: No Cracks were found at 10x touchdown at 90um probing OT

Base line Cracking Results



Stillman/Fresquez

Prober Speed Model

Probe Head

1

Distance: -500um to -91um Speed: 18000um per sec Acceleration 0.2G Distance: -90um to -0um Speed: 188um per sec Acceleration 0.01G

Stillman/Fresquez



16

5SVC Probe Results 90um OT 10x Touchdowns Probe Marks Post Etch No Cracks found 17 SW Test Workshop - June 5-8, 2016



Providing an automated probe solution

LOG ANALYZE UTILITY uch-panel sound ON/OFF change DATE SETTINGS AD MULTI LOCATION FILE PRINT UTILITY STEM BESE EXTERNAL PRINTER STATUS -MENU Push (STABT) SW/ to initialize PBOBEB Push <START> SW. to initialize PROBER p:35.4deg Ver. \$6.25.15 JAN/ PROBING ZHP Ver. \$6.25.15 JAN/ 4 3 ** PROBER CONFIGURATION DATA SETTINGS PAGE 1/1 * PROBER CONFIGURATION DATA SETTINGS ' PAGE 1/2 Needle Contact Speed (High) Prober composition parameter PROBER BASIC CONFIGURATIO 18000um/se Prober composition paramete 8012 Veedle Contact Speed (Mid) YSTICK SETTINGS PROBER BASIC CONFIGURATION 12006um PROBER BASIC CONFIGURATION Needle Contact Sneed (Low EDLE CONTACT ACCELEBATION SETTINGS JOYSTICK SETTINGS 188um/sec JOYSTICK SETTINGS EDLE CONTACT SPEED SETTING NEEDLE CONTACT ACCELERATION SET NEEDLE CONTACT ACCELERATION SET STER INTERFACE SETTINGS NEEDLE CONTACT SPEED SETTINGS NEEDLE CONTACT SPEED SETTINGS HUCK TRAVEL FRROR SETTINGS TESTER INTERFACE SETTINGS TESTER INTERFACE SETTINGS ILIPMENT POSITION DATA SETTINI CHUCK TRAVEL ERROR SETTINGS CHUCK TRAVELERROR SETTINGS MERA DATA SETTINGS EQUIPMENT POSITION DATA SETTING EQUIPMENT POSITION DATA SETTINGS NITIALIZATION DATA SETTINI CAMERA DATA SETTINGS CAMERA DATA SETTINGS CHINE CONSTANT SETTINGS • • Config data Config data CANCEL STORE END 19 SW Test Workshop - June 5-8, 2016

Prober Update Procedure for 5SVC

PROBING

OPERATION MODE: SYSTEM

Ver. S6.25.15 JAN/05/2015 23:12

2

Ver. \$6 25 15 JAN/05/2015 23:37

3/3

PAGE

Now temp:114.9deg

AKE WIZARD'S FILE

ECUTE TASK MANAGER

AMERA DISPLAY DATA MANAGEMENT LITILI

THP OF STANDARD DATA OF FACH MODEL

JUID CRYSTAL DISPLAY SCREEN ADJUSTMEN

USER'S FIEL

UTILIT

Jtility

GP-IB MANUAL TEST

MAP DATA UTILITY

SYSTEM LOGGING UTILITY

GP-IB COMMUNICATION DATA DISPLAY



 By specifying the probe card technology within production automation scripts the prober speed profiles can be optimized for production needs.



PC Technology Challenges





Silicon Design Rules for Optimized Probe Performance

Test Chip Cracking Study



Probed 6x touchdowns in the same location at 75um of over-travel

Probe marks sliding off the pad

Under layer punch through -



Test chip has different metal thickness and line and space designs under the probe pad

Stillman/Fresquez

Robust Under-layer Metal design











Thin line and space does not result in cracks. Best performance occurs when probing in the direction of the trace lines

Stillman/Fresquez

Poor Performing Metal Designs



Different material elasticity between glass and metal results in a crack in the glass when wide metal traces are used

Stillman/Fresquez





Probe Stress

Embossment of probe mark in the barrier metal

Pad that is probed and not bonded

Bond crack originating at the probe mark embossment

Pad that is probed and bonded

Stillman/Fresquez

Summary of Findings

What do we know:

- Thermal movement needs to be addressed and can add probing over travel that is unintentional
- Optimized touchdown speed can affect ILD cracking
- PC technology
 - Thermal compensation for at temperature probing.
 - Optimization of prober performance and identification of prober deficiencies.
 - Solutions for high pin count / low force needed
- End solution is Si design
 - Design for robust stack up build a higher quality IC for production use

What is still to come:

• Design in quality and minimize probe damage for our customers.

Acknowledgements

- Connie Smith
- Imran Ahmed
- Brennan Tran

Thomas VaughanAl Griffin