

SW Test Workshop Semiconductor Wafer Test Workshop

Hybrid MEMS Probe Design to Maximize Electrical & Mechanical Wafer Test Performance





Amer Cassier, Engineer, Principal (Qualcomm Technologies, Inc.) Jarek Kister, Amy Leong, Ashish Bhardwaj (FormFactor Inc.)

June 4-7, 2017



- Overview
- Challenge
- Approach-Optimized Solution
- Trade-off Analysis
- Implementation/Design Challenges
- Issues/Next Steps
- Summary

Cassier, Kister, Leong, Bhardwaj

Overview

- Industry leading minimum CuPillar pitch is currently at 70 -100um
- Drivers for Pitch Scaling are :
 - Scaling : Die Area

Bhardwaj

- Increased functionality -> Higher IO's count
- Power Integrity -> Higher Vdd/Vss bump count
- Package limitations (routing / number of layers)
- Increased device performance and manufacturing tests require probes with higher current carrying capability.



The paper will review the Hybrid technology that meets and exceeds the above requirementsCassier, Kister, Leong,SW Test Workshop | June 4-7,2017

Challenge

• Electrical Requirements of Manufacturing test:

- Probes with high MAC (Maximum Allowable Current)
 - To support operating and transient currents under Dynamic Voltage Stress Test
- Low Inductance to minimize voltage transients

Mechanical Requirements

- Minimum Pitch (70um to 100um)
- Probe compliance
 - Large Deflection range to absorb large bump and space transformer co-planarity
- High Bump Count

<u>Challenge is to meet all the above requirements with one probe</u> <u>technology per design</u>

Cassier, Kister, Leong, Bhardwaj SW Test Workshop | June 4-7,2017

4

Dynamic Voltage Stress Test

- A test at elevated voltage to eliminate early-life failures.
- Typically performed at 1.4x to 1.7x typical voltage.
- Devices that fail this test often generate large current surges through a subset of VDD/VSS probes before the initiation of power supply current clamps
- Probe card requirement : High MAC (Maximum Allowable Current)

Burn events due to High Current flowing through the Probes

Deformed Probes due to current exceeding MAC



Deformed Probes exhibit planarity change



Cassier, Kister, Leong, Bhardwaj

MAC Concept

Confirmation of MAC concept, Stable Probe Tip Planarity after 35k MAC pulses

- No change to probe tip's planarity during the performed 35k MAC (742mA) pulses
- Each pulse 1min-on/1secoff
- 75um probe deflection

Cassier, Folwarski

Kister, Leong



Cassier, Kister, Leong, Bhardwaj

Approach-Optimized Solution FFI Hybrid Technology

- Dual-probe design with composite (multi-material) probe structure
 - Hybrid technology to use different cross-section probes for different pitches
 - Independent optimization of power, ground, and I/O probes
 - Use finer pitch probe as needed for IO's on perimeter of the die and larger pitch probes for power/ground bumps for the core area of the chip
 - Satisfy multiple requirements, while "de-constraining" from a single-probe design

Approach-Example



Cassier, Kister, Leong, Bhardwaj

Tips Comparison



100um Pitch Probe

80um pitch probe

Cassier, Kister, Leong, Bhardwaj

Trade-Off

Probe Length, Pitch, MAC, Inductance & Deflection

Probe Length	Pitch	MAC	Inductance	Deflection
Short Probe	80um	Low MAC	Lowest Inductance (high Frequency)	Small Deflection range (unable to absorb large co- planarity)
Medium Probe	80um	MAC higher than Short and Long slender Probe but less than 100um pitch Medium Probe		Adequate Deflection range
Medium Probe	100um	Higher MAC		Adequate Deflection range
Long/Slender Probe	80um	Higher MAC	Highest Inductance (Low Frequency)	Large Deflection range (able to absorb large co- planarity)
Cassier, Kister, Leong, SW Test Workshop June 4-7,2017				

WULKSIIU

11

21

Bhardwaj

Trade-Off

Probe Length, Probe Cross-Section, Pitch, MAC & Inductance



Probes designed to have 100um compliance

Cassier, Kister, Leong, Bhardwaj

Trade-Off Probe Max Deflection and Spring Constant vs. Probe Length @80um compatible Cross-Section



Cassier, Kister, Leong, Bhardwaj

Trade-Off Lifetime and Pitch vs. Probe Length



Cassier, Kister, Leong, Bhardwaj

Implementation/Design Challenges

- One principal probe design to achieve function/reliability at different pitches
- Probe Head design optimization to attach distal end of two different probes on substrate
- Universal performance:
 - OT, Stress field, assembly, cleaning, maintenance, wear rate

Cleaning protocols for hybrid designs in production environment.

 Optimized cleaning recipes to maintain best current carrying capability while maintaining long product lifetime.

Issues & Next Steps

Initial evaluation:

- Potential issue with Hybrid approach is the non-uniform wear rate between different cross-section probes
- Next step is to evaluate the updated approach and verify the uniform wear rate with customer
- Launch the Hybrid Technology in production environment
- Scale the Hybrid technology at various pitches allowing multiple (>2) probe technologies
 - Include larger pitch probes to have higher MAC benefit



- Achievement of mutually exclusive requirements on a single probe card
 - 1Amp/probe in sub-100µm array configuration benefit from a Multi-Probe (each with multi- composite layers) design
 - High speed I/O performance
 - Adequate compliance
- Validation of probe tip cleaning protocols for lifetime wear rate for Hybrid Probe Card

Qualcomm is a trademark of Qualcomm Incorporated registered in the United States and other countries

Cassier, Kister, Leong, Bhardwaj

Thank You

Cassier, Kister, Leong, Bhardwaj