



SW Test Workshop
Semiconductor Wafer Test Workshop

LEADING-EDGE WIDE-I/O2 MEMORY PROBING CHALLENGES: TPEG™ MEMS SOLUTION

Ferenc Fodor

Erik Jan Marinissen



Raffaele Vallauri

Daniele Acconcia



Cernusco Lombardone, Italy

June 3-6, 2018

I. INTRODUCTION

MOTIVATION





- Unique test system at imec for direct probing of fine-pitch large micro-bumps arrays
 - Advanced probe card characterization
 - Regular pre-/post-bond probing of wafers with micro-bumps
- Four-phase evaluation of Technoprobe probe cards:
 - Phase 1 : Wide-I/O2 **1bank** probe card with TPEG™ T40 tips
 - Phase 2 : Wide-I/O2 **1bank** probe card with ARIANNA™ A40 tips
 - Phase 3 : Wide-I/O2 **4bank** probe card with TPEG™ T40 tips
 - Phase 4 : Wide-I/O2 **4bank** probe card with ARIANNA™ A40 tips

}		Same card
}		Different probe heads
}		Same card
}		Different probe heads
- Completed so far: phases 1 and 2

I. INTRODUCTION

RELATED PRIOR WORK

- **SWTW'11**: Marinissen et al. (*imec + Cascade Microtech*)
 - Imec and Cascade started collaboration, defined probe targets
- **ITC'11**: Smith et al. (*Cascade Microtech + imec*)
 - First collaboration results, mainly on probe technology
- **SWTW'13**: Böhm et al. (*Feinmetall + Team Nanotec + imec + FH + CM*)
 - Silicon crown tips, embedded in vertical probe card with TSVs
- **ITC'14**: Marinissen et al. (*imec + Cascade Microtech + TU Delft*)
 - WIOI-1 Bank: good R_C ; no impact on bond yield; cost-effective
 - But... (i) only 1 Bank and (ii) only daisy-chains of 30 micro-bumps
- **SWTW'17**: Marinissen et al. (*imec + Cascade Microtech*)
- **ITC-Asia'17**: Marinissen et al. (*imec + Cascade Microtech GmbH + FormFactor*)
 - Fully automatic test system for advanced probe card characterization



OUTLINE

1. Introduction
2. Test Infrastructure
3. imec Test Chips with Micro-Bumps
4. Design of Experiments
5. Probing on Sn Micro-Bumps
6. Probing on Cu Micro-Bumps
7. Conclusion

2.TEST INFRASTRUCTURE





2.TEST INFRASTRUCTURE

VORTEX 2.2 TEST SYSTEM FOR MICRO-BUMP PROBING




2. TEST INFRASTRUCTURE

VORTEX 2.2 TEST SYSTEM FOR MICRO-BUMP PROBING



- PXI Rack: programmable Switch Matrix
 - 4 input rows driven by DMM
 - $9 \times 136 = 1,224$ output columns
- Two- and four-point R measurements
 - $R_{\max} = 1,000 \Omega$ @ 100 meas/second
 - $R_{\text{meas}} > R_{\max} \rightarrow$ 'NaN' (=open)



2.TEST INFRASTRUCTURE

TECHNOPROBE WIDE-I/O2 MEMS PROBE CARDS




Pseudo four-point measurements

- Two tester channels per probe tip, connected at jumper interface

Technoprobe Specification

Parameter	TPEG™ T40	ARIANNA™ A40
Needle diameter	1 mil equiv.	1 mil equiv.
Tip shape	Flat (Sn)	Flat (Cu)
Z planarity	$\Delta 10\mu\text{m}^*$	$\Delta 10\mu\text{m}^*$
Minimum pitch	40 μm full array	40 μm full array
Force/tip (at 75 μm OT)	1.2 gf/tip	1.2 gf/tip
Pin current (CCC)	250 mA	250 mA



3. IMEC TEST CHIPS WITH MICRO-BUMPS

3. IMEC TEST CHIPS WITH MICRO-BUMPS


PROBE CARD CHARACTERIZATION WAFERS

Blanket Micro-Bump Wafer (BMB)


- Only micro-bumps, all shorted

Probe interface:


- Three fine-pitch micro-bump arrays
- Different metallurgies
 - Ø25µm Cu µbumps : 5µm height
 - Ø15µm Cu/Ni/Sn µbumps : 9.5µm height



Ø25µm Cu



Ø15µm Cu/Ni/Sn



WIO2
@40/40µm
27 arrays



WIO1
@40/50µm
27 arrays

WIO1
@50/50µm
18 arrays

3. IMEC TEST CHIPS WITH MICRO-BUMPS

DEVICE WAFERS


FOWLP Memory



Probe interface:


- WIO2-4banks with $\varnothing 15\mu\text{m}$ Sn micro-bumps
 - Micro-bump height: **9.5 μm**
- Technoprobe TPEG™ T40 probe card

Processing Test Chips 'U' and 'W'



Probe interface:

- 4 × WIO2-1bank with $\varnothing 30\mu\text{m}$ Cu micro-bumps
 - Micro-bump height: **0 μm** (embedded)
- Technoprobe ARIANNA™ A40 probe card



4. DESIGN OF EXPERIMENTS

4. DESIGN OF EXPERIMENTS


PROBE CARD QUALIFICATION TESTS (1/2)

I. Incoming Inspection on BMB

- Electrical characterization of probe card
- Probe-check measurements at varying over-travels
- Determine first-to-last and long-term suitable over-travel
 - Based on electrical measurements and probe marks

Probe-check routine

- Individually characterizes probe tips
- Measurements include up to 4Ω parasitics
 - Measure one probe vs. others ganged
 - Repeat for all probes



4. DESIGN OF EXPERIMENTS

PROBE CARD QUALIFICATION TESTS

2. Run-in of Probe Card and Probe Tip Cleaning on BMB

- Creating mileage on the probe card
- Probe-check measurements at selected over-travel
- Determine optimal cleaning interval

Recommended cleaning recipe



- Substrate : 3M / 3µm pink
- Interval : 100 – 500 touch-downs
- Over-travel : 35-50 µm

3. Device Wafer Tests

- Use probe card for pre/post-bond testing of device wafers

5. PROBING ON SN MICRO-BUMPS

5. PROBING ON SN MICRO-BUMPS INCOMING INSPECTION



Over-travel	NaNs	Rmin	Rmax	Rmean
0	434	13.38	17.96	15.11
10	434	13.35	17.88	15.09
20	319	4.02	14.73	4.85
30	I	3.28	4.69	3.87
40	I	3.24	4.40	3.75
50	I	3.23	4.25	3.72
60	I	3.21	4.17	3.71
70	I	3.21	4.16	3.70
80	I	3.20	4.15	3.69
90	I	3.20	4.15	3.69

Identified anomalies:

 Permanent SHORT : Probes 239-313

 Temporary SHORT : Probes 55-56

 Permanent OPEN : Probe 214

Minimum over-travel: 50μm

5. PROBING ON SN MICRO-BUMPS

RUN-IN OF PROBE CARD


On BMB Wafer

- Check consistency of electrical measurements per probe
- Automatic probing on batches of dies
 - One batch: 40 dies $\times$ 12 arrays = 480 touch-downs per run
 - Probing neighboring arrays per die
 - Meandering from North to South



Tip Cleaning

- At varying intervals
 - First after every 480 touch-downs
 - Later after 240 or 300 touch-downs



Legend

- N Nth probed die
- + Non-probed die

Training die – used for:


- Calibrating PTPA
- Incoming Inspection

Excluded from checkerboard

5. PROBING ON SN MICRO-BUMPS

RUN-IN OF PROBE CARD: ELECTRICAL RESULTS

- Alignment 1
 - Fine-tuning of the test setup
 - Accuracy adjustments
- Alignment 2
 - Normal operating conditions
- Alignment 3
 - Influenced by chuck tilt and low over-travel



5. PROBING ON SN MICRO-BUMPS

RUN-IN OF PROBE CARD: ALIGNMENTS 2 AND 3



Alignment 2

- Outliers in R due to wafer anomalies
- Probe tip cleaning not effective
 - Probes do not get dirty

Alignment 3

- Weaker contact at lower over-travel due to chuck tilt
- Increasing the over-travel flattens R -curve

— Cleaning



5. PROBING ON SN MICRO-BUMPS


FOWL P MEMORY: DIE DESIGN

Material:

- Fully processed $\varnothing 300\text{mm}$ wafer, thinned, on tape frame
- 149 Memory dies

Test:

- Pair-wise connected micro-bumps
- 452 measurements / die $\rightarrow$ 67,348 / wafer
- ~50 minutes test time / wafer
- Measurements include up to 8Ω parasitics




5. PROBING ON SN MICRO-BUMPS

FOWL P MEMORY: DIE DESIGN


Legend

- = SHORT to neighbor
- = Not connected




Bank A

Bank D



Bank B


Bank C




5. PROBING ON SN MICRO-BUMPS

FOWLP 'MEMORY': ELECTRICAL RESULTS

NaN = Ohm
 MAX Color = 20.0 Ohm
 MIN Color = 8.7 Ohm



- Average of all measurements per probe
- Measured resistance as expected!
- Identified one high-ohmic die
 ➔ exclude from further processing







5. PROBING ON Sn MICRO-BUMPS

TYPICAL PROBE MARKS


BMB : 9.5 μ m tall Sn micro-bumps

- Probe diameter : $\varnothing 25\ \mu\text{m}$
- Bump diameter : $\varnothing 15\ \mu\text{m}$
- Probe marks nicely centered
- Uniform marks across whole wafer
- Very light imprints



6. PROBING ON CU MICRO-BUMPS

6. PROBING ON CU MICRO-BUMPS INCOMING INSPECTION



OT

0

10

20

30

40


50

60

70

80

90



Over-travel	NaNs	Rmin	Rmax	Rmean
0	438	-	-	-
10	157	4.28	196.46	5.20
20	0	3.97	497.51	4.79
30	0	4.01	254.49	4.92
40	0	3.96	7.15	4.79
50	0	3.98	6.46	4.80
60	0	3.99	6.31	4.78
70	0	3.94	332.19	4.85
80	0	4.01	5.73	4.77
90	0	3.96	7.34	4.76

No shorts or opens!


Minimum over-travel: 60μm



6. PROBING ON CU MICRO-BUMPS

RUN-IN OF PROBE CARD: ELECTRICAL RESULTS

- Alignment 1
 - Normal operating conditions
- Alignment 2
 - Measurements influenced by chuck tilt
- Probe tip cleaning not effective
 - Probes do not get dirty



6. PROBING ON CU MICRO-BUMPS



PTCW: DIE DESIGN

Material:

- Fully processed $\varnothing 300\text{mm}$ wafer
- 275 PTCW dies

Test:


- Pair-wise diagonally-connected micro-bumps
 - Exceptions at corners
- 872 measurements / die $\rightarrow$ 239,800 / wafer
- ~50 minutes test time / wafer



6. PROBING ON CU MICRO-BUMPS


PTCW: ELECTRICAL RESULTS

- Four measurements per probe / die → 1100 measurements per probe / wafer
- Measurements include up to 8Ω parasitics




Average R per tip across full wafer

- Measured resistance higher than expected
 - Oxidation of Cu micro-bumps



Reference




Heavily oxidized micro-bumps

6. PROBING ON CU MICRO-BUMPS

TYPICAL PROBE MARKS


BMB : 5 μ m tall Cu micro-bumps

- Probe marks on North of μ bump
- Uniform marks across whole wafer
- Light imprints



PTCW : Embedded Cu micro-bumps

- Corrected alignment $\rightarrow$ centered marks
- Light probe imprints



7. CONCLUSION

7. CONCLUSION

SUMMARY

- Successfully evaluated two WIO2-1bank probe cards from Technoprobe
 - Stable electrical results
 - Light probe marks
 - No effect of probe tip cleaning, as probes did not get dirty

Probing on Sn micro-bumps

- Technoprobe's TPEG™ T40 probes
- Well-suited for Sn probing
- Probe card to be routinely used in imec

Probing on Cu micro-bumps

- Technoprobe's ARIANNA™ A40 probes
- Well-suited for Cu probing

Future Work

- Continue evaluation with Wide-I/O2-4bank probe cards