

# Sub-milliOhm impedances on a thick probe card? No problem!



Sandeep Sankararaman R&D Altanova

June 3-6, 2018



Power integrity definitions

Power integrity challenges for probe test

How to successfully design the PDN

### Summary

## Why do we care about Power Integrity?

- PI relates to how the power supply ripples under load. (Both PWR and GND!). PWR+GND = Power Distribution Network (PDN)
- Ripple on the PDN will lead to a yield hit and you may not even be aware of it!











## **Translating PDN ripple to Design Spec for Probe**

Probe card

Space translator MLC/MLO Probes

IC Designers / Past experience / Eval board / Simulation used to determine acceptable PDN spec. at probe needles

## What does the PDN performance look like?

Impedance [Magnitude]



SW Test Workshop | June 3-6, 2018

MHz

## What does this graph mean?

Impedance [Magnitude]



## What limits PDN performance?

Impedance [Magnitude]



SW Test Workshop | June 3-6, 2018

MHz

## What limits PDN performance?

Impedance [Magnitude]



## **Historical Method of meeting PI Spec**

### To Start:

Capacitor scheme comes from device app notes for a soldered down device on a thin board

### **Apply Rules:**

- Big caps can be placed anywhere on the board, but should be closer to DUT
- Small capacitors must be placed on back side of DUT
- Power and ground planes should be close together
- Shorter is better

### And if it fails:

- Add more capacitors!
- Hold meetings and come up with wild guesses at what may be causing the problem!

## **Historical Method of meeting PI Spec**

### **To Start:**

JOESN'T WORK ANYMORE! Capacitor scheme comes from device app notes for a soldere 0

### **Apply Rules:**

Big caps can be placed anywhere 0

JIS.

- Small capacitors must be 0
- Power and grou 0
- Short 0

### And if it fa

- Add mor
- Hold meetings and come up with wild guesses at what may be causing the problem! 0

SW Test Workshop | June 3-6, 2018

thin board

## **Probe Card PI Challenges**

### **Probe Card PI Challenges: Probe Performance**



Probe card

Space translator MLC/MLO Probes

## ~ 1 order of magnitude increase in Z

### **Probe Card PI Challenges: More than probe needle**



### **Probe Card PI Challenges: More than probe needle**



### **Probe Card PI Challenges: Cap Performance**



## Designing a PDN to meet the PI Challenge of Probe Test



### SW Test Workshop | June 3-6,2018

#### 17

Good design practices Quality simulation tools Optimized simulation strategies Measurement correlation

GENTRES

### Fab design rules Fab technologies Manufacturing robustness

Fabrication Side

### Design Side

CERTITINE OF



### SW Test Workshop | June 3-6,2018

#### 18

Good design practices Quality simulation tools Optimized simulation strategies Measurement correlation

GENTRED

**Design Side** 

### Fabrication Side

### Fab design rules Fab technologies Manufacturing robustness

GENMARD





## PDN Design: Design Side, step 1

### • Questions that need to be answered:

- How much of the budget is eaten up by the probe needle?
- Have sufficient number of planes/plane regions been allocated to each supply?
- Have enough quantity and types of caps been allocated?
- Are there enough via connections to limit inductance?
- Challenging designs require multiple iterations with different options to arrive at the optimal solution.
- <u>Pre-Layout Analysis</u> strategy is key. Fast (minutes) but accurate enough to be close to the final answer.

## PDN Design: Design Side, step 2

- Design identified by Pre-Layout Analysis is implemented
- Complete design is loaded into 2.5D simulators. This takes several hours to simulate
- If Pre-Layout Analysis is done properly, final answer should be close
  Critical planes will need fine tuning



For this approach to be successful, models & tool settings which match measurements are critical

tuning iterations

Speer mett

SW Test Workshop | June 3-6, 2018

Ν

## **Simulation to Measurement Correlation**





#### Sankararaman

### SW Test Workshop | June 3-6, 2018

#### 24

Good design practices Quality simulation tools Optimized simulation strategies Measurement correlation

GENTRES

Design Side

### Fab design rules Fab technologies Manufacturing robustness

### Fabrication Side

### Successful PDN Design

## Fab Toolbox

- Using thin cores between PWR & GND
- Unbalanced stackups
- Via sizing and count
- Capacitor placement strategies to reduce inductance

## Fab Toolbox

- Using thin cores between PWR & GND
- Unbalanced stackups
- Via sizing and count
- Capacitor placement strategies to reduce inductance

## **Toolbox: Thin cores**

![](_page_26_Figure_1.jpeg)

## Fab Toolbox

- Using thin cores between PWR & GND
- Unbalanced stackups
- Via sizing and count
- Capacitor placement strategies to reduce inductance

### **Toolbox: Unbalanced Stackups**

![](_page_28_Figure_1.jpeg)

Sankararaman

## Fab Toolbox

- Using thin cores between PWR & GND
- Unbalanced stackups
- Via sizing and count
- Capacitor placement strategies to reduce inductance

## **Toolbox: Via Sizing and Count**

- 20 mil [0.5 mm] pitch
- Can use 7.9 mil or 5.9 mil via
- Need to balance Cu web size vs. via inductance
- Lower via count shows more variation in savings
- In this example, larger via always produced lower Z

to larger via going savings N

### ■ 10 MHz ■ 50 MHz

![](_page_30_Figure_8.jpeg)

## Fab Toolbox

- Using thin cores between PWR & GND
- Unbalanced stackups
- Via sizing and count
- <u>Capacitor placement strategies to reduce inductance</u>

## **Toolbox: Capacitors – Via length**

IMPEDANCE [Magnitude]

![](_page_32_Figure_2.jpeg)

(Response of the same capacitor with different via lengths)

### **Toolbox: Capacitors – Via placement**

![](_page_33_Figure_1.jpeg)

![](_page_34_Picture_0.jpeg)

Sankararaman

- Multi-site probe cards + space transformers are very challenging and require a sophisticated full path design and simulation methodology
- WLCSP is driving higher & higher test performance requirements
- Understanding the fundamental limiters to the PDN performance helps with a smarter, faster optimization
- Good models of probe pins that are verified with measurements to higher frequencies are difficult to come by
- The strategies outlined here along with measurement based models have been used to implement multiple successful designs