

An introduction for novel multi-layer thin film substrates applied in space transformers

Chih-Kuang Yang Princo Test Co. Ltd


June 3-6, 2018

Agenda


- New challenge coming from density
- Reviewing on different type substrates
- Extracting new ideas to realize multi-layer thin film substrates
 Conclusions




Typical Vertical Probe Card Structure - With Interposer




 Probe card is the leading tech. on semiconductor testing and packaging





Process of HDI(MLO)




CCL(copper clad lamination) as a core, dimension stability depends on material

 Routing capability related with PTH and SAP process (Plating through hole and Semi-additive process)


Very high layer counts

Process of MLC




Ceramic pastes as core substrate, Dimension stability limited
Routing capability related with Hole punching and printing process
Very high layer counts

Process of Si interposer



Si substrate as a Core, (Very stable dimension in Process)
TSV as through holes
RDL process as Bump RDL or Dual-Damascus process, Can be micronmor sub-micron level
Usually limited on layer counts

Process of ML-Thin film



 Si wafer or Glass for Temporary carrier. (Very stable dimension in process)

 RDL process as Bump RDL or Dual-Damascus process, Can be micronm or sub-micron level

Need to attach on other substrate

Major comparison/Pros & Cons
 – Fan-out related topic
 – Impedance control related topic

Comparison in fan-out related dimension

	Process type	Min. Line width	Min. Via Dia.	Max. Layer count
MLO	Lamination/ Semi-additive	\bigcirc	\bigcirc	\bigcirc
MLC	Co-fired/ Printing	\bigtriangleup	\bigtriangleup	\bigcirc
Si interposer	RDL/TSV	\bigcirc	\bigcirc	\bigtriangleup
ML-Thin film	RDL Process/ Carrier debonding	\bigcirc	\bigcirc	\bigcirc

Cases study: comparison in routing


Level	L/S	Via	Via Pad	Pitch of 2 Pad	Pitch of 2 Pad with 1 line in between
1	50/50 (Etching)	100 (Mech. Drill)	150	200	350
2	30/30 (SAP)	25 (CO2 Laser)	50	80	140
3	20/20 (SAP)	15 (UV laser)	30	50	90
4	5/5 (RDL)	10 (Litho.)	20	25	35

 Trace patterning & Via process will be the key for density going further.
 RDL and Dual-Damascus will be candidates for Traces formation.
 Lithography via and UV Laser drill will be candidates for Via formation.

Comparison in impedance related prometers


	Dk	Capability of PWR/GND layer	Max. Layer count	Capability of impedance control
MLO	Medium	\bigcirc	60~70	\bigcirc
MLC	High	\bigcirc	50~60	\bigcirc
Si interposer	Low	\bigtriangleup	4	\bigtriangleup
ML-Thin film	Low	\bigcirc	30+	\bigcirc

Cases study: width on impedance control




 Thinner dielectric layer is necessary for **Higher routing density** Dielectric material related with process choose Lk material for TF and Si interposer Epoxy for MLO Ceramic for MLC


Line width/space width=5um/5um 365nm UV, Aligner



Line width/space:1.8um/1.8um 365nm UV stepper




Line width/space: 5um/5um
Polyimide vanish coating for dielectric layer
With planarization process




10 um Via Lithography process

Filled via for stacking ess



Cross section of 10-layer TF



Conclusion

- Next generation probecard substrate need novel ideas for their processes
- Thinking "out-of-the-box", but not thinking "out-of-the-blue"
- Bumping process and semiconductor backend process provide good hints
- Based on modified backend process, ML-thin film is a good candidate for next Gen. probecard substrate

Thank you for your attention!