

SW Test Workshop Semiconductor Wafer Test Workshop

# Data-Driven Comparison and Qualification of WLCSP Probes

Show Me the Data



Bert Brost Xcerra

June 3-6, 2018

# **Overview**

### Key Performance Measures

- Electrical
  - SPICE and S Parameter Models
  - Insertion Loss and Return Loss
  - Crosstalk
  - Eye Diagrams/Patterns
  - Probe Resistance
    - Test Height/ Compliance
  - Current Rating
- Metrology

### Conclusion

SW Test Workshop | June 3-6, 2018

**Making Informed Data-Driven Decisions** 

# **SPICE Models**

- 1. Most probe suppliers have equivalent circuit SPICE (Simulation Program with Integrated Circuit Emphasis) compatible models.
- 2. Inductance should be specified as loop inductance:
  - a) Loop inductance relates to the actual performance at all frequencies and all probe spacing pitches
  - b) Self inductance is close to impossible to measure, and most often determined using approximations







# **Inductance and Capacitance**



# Crosstalk

- Near-End Crosstalk is the crosstalk measured from the input of one signal pin to the input of the adjacent signal pin. It is determined from S2,1 and S4,3 as shown on this slide
- Far-End Crosstalk is the crosstalk measured from the input of one signal pin to the output of the adjacent signal pin. It is determined from S4,1 and S3,2 as shown on this slide
- Crosstalk results shown are determined through 3D Electromagnetic simulation





Bert Brost

SW Test Workshop | June 3-6, 2018

Solution

# Eye Diagrams / Patterns



1. Zero Level: The measure of the mean value of the logical 0 of an eye diagram. Voltage amplitude variations

- 2. One Level: The measure of the mean value of the logical 1 of an eye diagram. *Voltage amplitude variations*
- 3. Rise Time: The measure of the transition time of the data from the 10% level to the 90% level on the upward slope of an eye diagram.
- 4. Fall Time: The measure of the transition time of the data from the 90% level to the 10% level on the downward slope of an eye diagram.
- 5. Eye Height: The measure of the vertical opening of an eye diagram. Bert Brost SW Test Workshop | June 3-6, 2018

## Eye Diagrams / Patterns





Horizontal Eye Closure
Deterministic Jitter: crosstalk, impedance mismatch, i.e., things in the circuit

6. Eye Width: is a measure of the horizontal opening of an eye diagram.

- 7. Deterministic Jitter: is the deviation of a transition from its ideal time caused by reflections relative to other transitions. *How far is my edge from the ideal*.
- 8. Eye Amplitude: is the difference between the logic 1 level and the logic 0 level histogram mean values of an eye diagram
- 9. Bit Rate: is the inverse of bit period (1 / bit period). The bit period is a measure of the horizontal opening of an eye diagram at the crossing points of the eye

### **Insertion Loss**



Bert Brost

### **Return Loss**





Return loss is the:
Ratio of Power Returned to Power In
Preturned / Pin = Power Ratio
RL= log10 (Preturn / Pin

# **Probe/Spring Force**



25

20



25

20

15

10

5

0.500

Force (g)

 Force at Preload
 Force at Test Height
 Distribution of Force at Test Height

#### Development of the FReD plot includes the random selection of a number of probes that are mounted in a fixture and then compressed to test height. The result is a systematic measure of the probes performance in the force domain. The sample size is determined to statistically represent a population Bert Brost SW Test Workshop | June 3-6, 2018

# **Spring force and Probe Resistance**



Probe Resistance at First Point of Contact
 Probe Resistance at Test Height
 <u>Distribution of Probe Resistance</u>

Force Resistance e Deflection



The FReD setup allows for measurement of probe resistance during probe compression. This process emulates the resistance of the probe as it contacts a Device-Under-Test.

### **Force-Resistance and Deflection**



Force
Resistance
e
Deflection

#### SW Test Workshop | June 3-6, 2018

25

20

Preload to board

0.05

0.1

0.15

0.2 0.25

DUT Side Probe Travel (mm)

0.3 0.35

Spring Force (gf)

Spring Force

# Force Resistance Life Cycle Testing





It is good to know the statistical resistance of a probe throughout it's projected life!

# **Current Carrying Capability Measurement**

ISMI force reduction method for developing a current rating





# Metrology Cover Sheet and Pass Fail Report



# **Metrology Report Probe Planarity**



# Metrology Report Probe Resistance and Force at Test Height



## Conclusion

- Not all specification are created equal
- Know and understand how the numbers that specify a probe head and/or probe card were developed.
- Don't be afraid to say "Show Me the Data!"

### **Contributing Team Members**

DongMei Han James Hattis Jason Mroczkowski Marty Cavegn Nadia Steckler Valts Treibergs

### **Thank You for Attending and Listening**

### **Questions** Please

Bert Brost