Thermal Characterization at Wafer Test: Experiments and Numerical Modeling

> Rahima Mohammed Jeanette Roberts Intel Corporation June 12, 2000



06/12/2000

Outline

- Industry Power Trends
- Power Dissipation Perspective
- Thermal Solution Approach at Wafer Sort
- Thermal Test Chip Experiments
- Thermal Test Chip Modeling
- Conclusions



06/12/2000

Semiconductor Industry Power Trends (Seri Lee)



06/12/2000

Rahima Mohammed/Jeanette Roberts 3

Power Dissipation Perspective (Seri Lee)

A goal at wafer sort is to dissipate a large power density, while maintaining a relatively cold die temperature (Tj).





Thermal Solution Approach

- Collect thermal data with a test chip to
 - Characterize Tj as a function of different variables
 - Quantify Tj improvement caused by changing wafer sort system
 - Calibrate thermal simulation models
- Create thermal simulation models to
 - Predict Tj of real product prior to first silicon (N+2 generations)
 - Understand Tj sensitivity to different variables
 - Explore potential benefits of changes without executing physical measurements



06/12/2000

Thermal Test Chip

- The Thermal Test Chip is composed of 4 subdie
 - Each subdie contains a heater which can be powered independently of the other subdie
 - There are 5 temperature sensors, T_i : one in each of the four subdie and a fifth in between the subdie



06/12/2000

Temperature vs Power: Non-uniform Power Density (Thermal Test Chip Data)

 Die temperature depends on local power density, not simply total power **Temperature vs Total Power**



intal

Creation of Simulation Models

- Simulations were done by using Intel internal tool TPRsim (Temperature Simulation for Performance and Reliability)
- Provides junction temperature based on estimated functional unit blocks power dissipation across the die
- 8 dies surrounding powered die are included as part of the computational domain.
 25 C



06/12/2000

Rahima Mohammed/Jeanette Roberts 9

Thermal Characterization Data All 4 heaters are powered (Low Power)

Simulations



Example 1: 53 W 15 W/cm ²	
heater 3 sensor 3 7 W 8 W/cm ² 17 °C	heater 4 sensor 4 17 W 28 W/cm ² 28 °C
heater 1 22 °C sensor 1 22 °C sensor 5 16 W 12 W/cm ² 21 °C	heater 2 sensor 2 13 W 14 W/cm ² 20 °C

(Experimental Measurements)

Max Simulated temp = 29.78 C intel® Difference ~ 6 %

06/12/2000

Temperature in yz plane (constant x) Heat transfer in the lateral direction is much less

significant than in the vertical direction.



Sharp temp gradient between Si substrate bottom and top of the Chuck

06/12/2000

Zmin = 880 , Zmax = 884.99

When all 4 heaters are powered (High Power)



Max Simulated temp = 74.39 C

06/12/2000

(Experimental Measurements)

Difference between model and experiment = 4.6%

Simulations data from the model compares to experiment within 6%.

Uniform Power Dissipation of 14.5 W/cm^2



06/12/2000

Rahima Mohammed/Jeanette Roberts 13

Effect of Uniform Power Density and Die Size



At the same uniform power density, increasing the die size increases max Tjrise.

06/12/2000

intel®

Uniform vs. Non-Uniform Power Dissipation



At the same average power density, max Tjrise for a nonuniform power density is higher than the uniform power density.

> Southwest Test Workshop 2000 Rahima Mohammed/Jeanette Roberts 15

06/12/2000

intal®

Effect of Vacuum Thickness on Tj



Decreasing vacuum thickness decreases max Tjrise keeping the vacuum thermal conductivity constant.

intel®

06/12/2000

Effect of Vacuum Thickness and Chuck Set-point Temp. on Tj



Changing the vacuum thickness from 0.1um to 3um and then, decreasing the set-point temperature of the chuck top from 0 C to -10 C decreases the Tjrise by ~ 9 C.



Southwest Test Workshop 2000 Rahima Mohammed/Jeanette Roberts 17

06/12/2000

Effect of Chuck Set-point Temp. on Max Tjrise All 4 heaters powered (Low Power)





Southwest Test Workshop 2000 Rahima Mohammed/Jeanette Roberts 18

06/12/2000

Effect of Chuck Set-point Temp. on Max Tjrise All 4 heaters powered (High Power)



06/12/2000

intal®

Summary and Conclusions

- A Thermal Test Chip is being used to collect empirical die temperature data under controlled conditions
- Thermal simulation models have been created and correlated to experimental data within 6%
- Sensitivity studies have been done assessing effects of
 - lowering chuck set-point temp.
 - modulating the thickness of the vacuum conductivity.
- Sharp Temperature gradient between the bottom of the Si substrate and the top of the chuck
 - Thermal Interface is one of the most critical parameter to determine max Tjrise.
 - Decreasing thermal interface thickness decreases max Tjrise.
- For the same average power density case, the non-uniform power dissipation case has a higher max Tjrise than the uniform power dissipation case.
- Decreasing the set-point temperature of the top of the chuck decreases max Tjrise.

Southwest Test Workshop 2000 Rahima Mohammed/Jeanette Roberts 20

06/12/2000

Next Steps

- Next steps: look at effects of
 - alternate thermal interface material
 - wafer and prober chuck roughness
- Expected outcome
 - better understanding of gaps between future thermal needs and solutions
 - improved wafer sort thermal solutions



06/12/2000