

# Dynamic Switching Test Technology for IGBT Chip Under High Power Operating Condition

Y. Masuma

A.Yoshida, K.Yamada, S. Sumi

E-mail: [masuma-yoshitaka@fujielectric.co.jp](mailto:masuma-yoshitaka@fujielectric.co.jp)



**Fuji Electric Device Technology Co., Ltd.**

# Contents

1. Introduction
2. Dynamic Switching Test
3. The Key Technology of This Development
  - 3.1 Probe mark depth control under Wire Diffusion Bonding Depth(WDBD).
  - 3.2 To overcome trade-off between Probe mark depth & Contact resistance(CRES).
  - 3.3 The design criteria for Probe Assembly
4. The Design Criteria Verification
5. Conclusion

# 1.Introduction

## IGBT Module



6 in 1  
Package  
Module

450A  
1.7kV

## Applications: Inverter



High Speed  
Elevator


Industrial Robots



NC Machine Tools


# 1.Introduction

## Market Trend of IGBT Module



# 1.Introduction: IGBT Development Focus


## Power Loss Improvement



The focus of IGBT development used to be minimizing of Vce(sat) and Turn Off Loss to reduce power consumption.


# 1.Introduction: How to improve the power loss

Planer PT-IGBT    Planer NPT-IGBT    Trench FS-IGBT



**Thinner** →  
**AND**


**Current Density × 2.3**  
↓  
**Approx. 100A/cm<sup>2</sup> in rating**




## 2.Dynamic Switching Test

# 2. Dynamic Switching Test

## Process Flow




## Solution for saving the Earth




# 2. Dynamic Switching Test : Current density



## Dynamic Switching Test by Module



## Regulation of RBSOA



Test waveform:



RBSOA  
= Reverse  
Bias  
Safety  
Operation  
Area

No Way!

Too High!

$I_c$  is rating  $\times 2 \iff$  approx.  $200\text{A/cm}^2$  !

# 3.The Key Technology of This Development

## 1) Development Theme:

The Realization of the Dynamic Switching Test for IGBT Chip

## 2) Technical Issue:

The Contact Technology under High Current( $200\text{A}/\text{cm}^2$ )

## 3) The Key Technology of This Development :

3.1 Probe mark depth control under WDBD.

3.2 To overcome trade-off between Probe mark depth & CRES


3.3 The design criteria for Probe Assembly:current distribution in Probe Assembly & maximum current per probe

# 3.1 Probe mark depth control under WDBD

Probe mark depth( $\delta$ ) is proportional to Hertz pressure( $P_0$ )

$$\delta \propto P_0 = \left( \frac{6E^{*2}}{\pi^3} \right) \left( \frac{W}{R^2} \right)^{\frac{1}{3}} = const. \left( \frac{W}{R^2} \right)^{\frac{1}{3}}$$

R: Probe Tip Curvature(um), W: Load(gf)  
E\*: Elastic Modulus





Hertz pressure controls Probe mark depth( $\delta$ ) under WDBD

Shallow Probe Mark Depth

**Trade Off**


High & Instability CRES Region



# 3.2 To overcome trade-off between Probe mark depth & CRES

## Minimization of CRES:

### B-Fritting Phenomena




Cracks on 80nm carbon film (SEM-Image)  
(Ando et al. IEICE '96)

# 3.2 To overcome trade-off between Probe mark depth & CRES

## Fritting phenomena

Effect of Fritting phenomena



In low Hertz pressure region, Fritting phenomena realized.

## Fritting phenomena (B-Fritting)

Based on the law of Widemann-Franz-Lorenz

$$\frac{\kappa}{\sigma} = L \cdot \theta$$

$\kappa$  : Thermal Conductivity,  $\sigma = 1/\rho_2$  : Electrical Conductivity,  $L$  : Lorenz-Number (2.45E-8),  $\theta$  : Temp. at contact point

According to this relationship between thermal and electrical conductivity, the voltage drop ( $V_c$ ) at actual contact point is expressed (on steady state) ;


$$V_c = [4L(\theta^2 - \theta_0^2)]^{\frac{1}{2}}$$

CRES is,


$$CRES = \frac{V_c}{I} = \frac{[4L(\theta^2 - \theta_0^2)]^{\frac{1}{2}}}{I}$$

# 3.2 To overcome trade-off between Probe mark depth & CRES

## Non Fritting and after Fritting probe mark




Non Fritting



After Fritting



Cross section (High CRES)



(Lower CRES)  
Fritting-Mark

## 3.2 To overcome trade-off between Probe mark depth & CRES

Low CRES is realized by Fritting phenomena under WDBD region (low Hertz pressure region).



CRES is Normal distribution



CRES after Fritting;

Ave. +  $3\sigma$  = Const.  
(Design parameter)

## 3.3 The design criteria for Probe Assembly

- 1) Current distribution in Probe Assembly
- 2) Maximum current per probe

# 3.3 The design criteria for Probe Assembly

## 1) Current distribution in Probe Assembly

CRES distribution after Fitting is normal distribution


Normalized Ave.=1 &  $\sigma$



Current distribution obeys CRES distribution(assumption)




Current tolerance(in normalized)=Ave. $\pm 3\sigma$



## 3.3 The design criteria for Probe Assembly

- 2) Maximum current per probe is derived by the numerical analysis of un-steady state heat transfer

### Model



$$\frac{\partial \theta}{\partial t} = D \frac{\partial^2 \theta}{\partial x^2} + Q$$

$$Q = \text{CRES} \cdot I_c(t)^2$$

$$D = \frac{\kappa}{C_p \cdot \rho}$$

$\theta$  : Temperature(K)

D: Thermal diffusivity

$\kappa$  : Thermal Conductivity

$\rho$  : Mass Density



C<sub>p</sub>: Specific Heat at Const. Pressure

# 3.3 The design criteria for Probe Assembly

## 2) Maximum current per probe

Load Condition

Calculated Results



# 4. The Design Criteria Verification


# 4. The Design Criteria Verification

Ex.) Design for 50A at 600V IGBT chip


Test condition:

$$I_c = 100A = 50A \times 2 (\text{rating} \times 2)$$

Turn On Duration = 20us



Probe Assembly Design:



▪ The number of probe tolerance

- 1) Min. ; limited by Max. current
- 2) Max. ; limited by chip size


$$\text{MaximumProbeNumber} = \frac{\text{ChipArea}}{\text{ProbePitch}^2}$$

▪ Design Results:


The number of probes : Max.  
 Ave. current : 100A / Max.  
 Current tolerance : Ave. ± 3σ  
 (Ave. - 3σ ~ Ave.+3σ)

# 4. The Design Criteria Verification


## 1) Probe Assembly & IGBT Chip



## 2) Test Waveform



Magnified at Turn Off




# 4. The Design Criteria Verification


## 3) Current distribution (30 samples ) 4) Probe mark depth

Ave. : 97% of design value  
 $\sigma$  : 68% of design value  
Ave.  $\pm 3\sigma$  : In Design Range

Ave. Depth : 49% of WDBD  
Ave.  $+3\sigma$  : 79% of WDBD  
Samples : 84points



Typical 4 Probe Current




Measured by laser microscope(VK-8500)

# 4. The Design Criteria Verification

## 5) Stability of Probe mark depth

Probe mark depth(Ave.+3 $\sigma$ ) keeps under WDBD.



## 5. Conclusion

1) Probe mark depth:

Hertz pressure achieved under WDBD.

2) For trade off for minimization of Probe mark depth and CRES:

Utilization of Fritting phenomena realized simultaneous achievement of CRES and Probe mark depth targets.

3) The design criteria for high current contact probe was established.

The current per probe and distribution are in design range.

4) The Dynamic Switching Test for IGBT Chip applied to our outgoing test in production line.