

IEEE SW Test Workshop

Semiconductor Wafer Test Workshop

S.Dharmarajan

Mike Goode

Cadence Design Systems



Accelerating CAD design of Probe Cards using Allegro System Architect

June 8-11, 2008

San Diego, CA USA

cādence™

Topics

- About this paper
- Background
- Desired Goals
- How Allegro System Architect is different
- Results
 - Strengths/ Weaknesses
- Summary / Conclusion
- Follow-up




About this Paper

- Target Audience
 - Designers / Managers / Influencers associated with design of probe cards
- What is in it for you
 - knowledge about a solution which can accelerate design of probe cards significantly



Background

- Probe cards
 - Test multiple identical devices
 - More constraints
 - Larger sizes
 - Handling component changes




Key Design Challenges

- **Symmetry**
 - The devices are identical
 - But instances and nets need to be named uniquely – following a pattern
- **Constraints**
 - Matched delays for groups/buses
 - Total delay constraints
 - Differential pairs
 - Terminations



Current Solutions (1)

- Schematic based solutions
 - Easily understandable for small designs
- Problems
 - Difficult to scale for size / number
 - Time consuming top create
 - Handling change is tedious
 - Connectivity is “layout driven”; not just logic driven



Current Solutions (2)

- Custom Excel based solutions
 - Quick and Customized
- Problems
 - Need maintenance
 - Typically handle only netlists – no constraints
 - can't handle change

38456						
DIE (um)	+	SCRIBE (um)	=	STEP(um)	STEP(mils)	
X	6284.00	146.00	=	6430.0	253.15	
Y	5148.00	92.00	=	5240.0	206.30	
				52.22	Kmil ²	
PAD SIZE (um)	=	PAD SIZE (mils)		MIN PAD PITCH (um)	MIN PAD PITCH (mils)	
76.00	=	2.99		121.60	4.79	
<input type="checkbox"/> Double Wide Bonding Pads ?						
Die Pad	X coord	Y coord	Pad Function	HP Channel	Wire Pad Name	
1	116.210	96.190	VSS	VSS	VSS	DATA
2	104.448	96.190	AESD(16)	18	18	DATA
3	99.606	96.190	AESD(22)	24	24	DATA
4	94.763	96.190	AESD(21)	23	23	DATA
5	89.921	96.190	AESD(15)	17	17	DATA
6	79.246	96.190	AESD(14)	15	15	DATA
7	74.404	96.190	AESD(13)	14	14	DATA
8	69.561	96.190	AESD(12)	13	13	DATA
9	64.719	96.190	AESD(11)	12	12	DATA
10	59.876	96.190	AESD(10)	11	11	DATA
11	48.332	96.190	AESD(9)	10	10	DATA
12	43.490	96.190	AESD(8)	9	9	DATA
13	38.647	96.190	AESD(19)	21	21	DATA
14	33.805	96.190	WPBESD	16	16	DATA
15	28.962	96.190	AVDBESD	28	28	DATA
16	23.736	96.190	VCC	VCC1A	VCC1A	DATA
17	17.592	96.190	VSS	VSS	VSS	DATA
18	5.998	96.190	CEBESD	27	27	DATA
19	-31.094	96.190	RSTBESD	29	29	DATA
20	-36.646	96.190	ACCESD	VPP1	VPP1	DATA
21	-47.680	96.190	WEBESD	30	30	DATA
22	-53.436	96.190	AESD(23)	25	25	DATA
23	-64.129	96.190	AESD(20)	22	22	DATA
24	-68.972	96.190	AESD(18)	20	20	DATA
25	-73.814	96.190	AESD(17)	19	19	DATA
26	-78.657	96.190	AESD(7)	8	8	DATA
27	-83.499	96.190	AESD(6)	7	7	DATA
28	-94.791	96.190	AESD(5)	6	6	DATA
29	-99.633	96.190	AESD(4)	5	5	DATA
30	-104.476	96.190	AESD(3)	4	4	DATA
31	-114.647	96.190	VCC	VCC1A	VCC1A	DATA
32	-108.207	-94.439	RDY	26	26	DATA
33	-99.935	-94.439	IQ(0)	1	1	DATA
34	91.662	94.439	IQ(8)	9	9	DATA



The underlying problem

Why do current solutions break

- A large amount of data is being manipulated
- Can't handle patterns or replication natively
- Graphics based netlisters – but graphics dont add value
- connectivity is driven – back to front!



Spreadsheet Editor for design creation

Spreadsheet Editor for connectivity

Key Components

1. Component and Signals in tabular / spreadsheet like views

The screenshot displays three panels from the Spreadsheet Editor for connectivity:

- Component List:** A table listing components with columns for Instance, Ref, and Cell. Components include apu, host, and various powerlug_6 and head3x9 components.
- Signal List:** A table listing signals with columns for Phys Name and Conn. Signals include PS2_PFAIL, PS2_PWRGD, SIGNAL_2, ITP_RESET, PS1_INHBT, AP1_MEMGNT, +1.65V, +5V, IO_1V5 (highlighted), NC_NT3_RX, NC_NT3_TX, NC_NT4_RX, NC_NT4_TX, and +12V.
- Signal Connectivity Details:** A table showing connectivity for the selected signal IO_1V5. The table has columns for Cell, Instance, Ref Des, Pin Name, Pin Number, Pin Type, and Termination. It lists connections for various components like vhdn_f, host, apu, and APU1_BLADE.



Technical aspects of Allegro System Architect

- A spreadsheet based editor for design connectivity
 - Patterns, copy-paste, sort, filter, find-replace over large amounts of data
 - Understands CAD data natively
 - Spreadsheet formats allows connectivity to be driven from layout
 - Clean access to text imports, exports, differences




How does a spreadsheet solution help

Problem	Solution
Large data sets	Spreadsheet Editor <ul style="list-style-type: none">– No need for symbols– Handle thousands of nets/pins
Patterns and replication	Use copy paste, sort, filter find replace
Layout Driven Connectivity	Can drive connectivity in either direction with equal ease
Constraint Management	Understands CAD data natively



Design Flow



Strengths / Weaknesses

- Strengths
 - Spread Editing of Connectivity
 - Eco management / speed
 - Constraint handling
 - Layout driven connectivity
- Weakness's
 - Documentation schematics are not aesthetic



Typical Results

- Significant Reduction in time – especially if using schematic based methods
- Better productivity if constraints need to be managed (for large digital devices)
- Work required to substitute home-grown solutions with this solution
- Gains increase with Volume & design size
 - Not worth effort for very small / very infrequent designs spins



Follow-on

- Talk to the authors
 - Mike Goode , mgoode@cadence.com
- Avoid graphics – the next time you build a probe card
- Send us questions and comments

