



IEEE SW Test Workshop

Semiconductor Wafer Test Workshop

June 7-10, 2009
San Diego, CA

Optical SerDes Test Interface for High-Speed and Parallel Testing



Sanghoon Lee, Ph. D
Sejang Oh,
Kyeongseon Shin,
Wuisoo Lee



Memory Division, SAMSUNG ELECTRONICS

Why Optical Interface ?

- High speed up to 10GHz, Significant scalability




- Smaller cross-sectional area than electrical cable or trace.



[T. Okayasu, et al., JLT, vol. 22, no. 9, Sept. 2004]

- Immune to electromagnetic interference → Impedance matching not needed




Contents

- 1. Introduction**
- 2. Three optical Issue in Test Interface**
- 3. Proposed Optical SerDes Test System**
- 4. 3D Electromagnetic Board Simulation**
- 5. Measurement and Analysis**
- 6. Summary**



Introduction


- **Basic concept**
 - Optical Interface is applied onto PCB of Probe Card
- **For what ?**
 - More high-speed Test
 - Scalability for expansion of ATE's resource
 - Good PCB noise immunity



Optical Issue in Test Interface (1)

- Many of optical modules required (Optical TX/RX + Fiber)
 - Total of about 80 optical modules including transmitter and receiver when evaluate a single memory chip with only write operation.

→ Solution: SerDes (Serialization/De-serialization) technique
which combines 8 electrical channels into 1 channel




Optical Issue in Test Interface (2)

- **Interface mismatching**


- Different I/O interface standards between ATE/DUT and Optical TX/RX
→ Signal Reflection and degradation

→ **Solution: Signal level conversion using FPGA logic for the same interface standards**




Optical Issue in Test Interface (3)


- **Signal skew in multi-channel interconnects**
 - Impossible to calibrate skews because the optical modules inserted into the electrical path.
- ➡ **Solution: Simple skew adjustment technique in optical & electrical channel by using FPGA I/O delay**



Proposed Optical SerDes Interface



Details



3D Electromagnetic Board Simulation





June 7 to 10, 2009

IEEE SW Test Workshop

10/22



Serialized 2.5 Gbps Performance

- **FPGA Input Signal (2.5 Gbps)**
 - Differential Line
 - Back-drilling at all DQ via channel



Write Signal 125 MHz Performance

- DDR2 Input Signal (125 MHz)
 - Single ended



Voltage of 2 % decreases

Measurement and Analysis





June 7 to 10, 2009

IEEE SW Test Workshop

13/22

Structure & Operation


ZIF Connector



Multi-Channel
Optical Module
(Transmitter)



1 × 4 Optical Splitter



Multi-Channel
Optical Module
(Receiver)



FPGA





Experimental Setup



Items	Specification
DUT	<ul style="list-style-type: none">• DDR2-533 (60 BOC)_4ea
Optical TX/RX Module	<ul style="list-style-type: none">• 5 ea (12 optical channel / Module)• Bandwidth: 2.7 Gbps
Resource Expansion	<ul style="list-style-type: none">• × 4 Expansion using Optical Splitter
Transmission	<ul style="list-style-type: none">• SerDes (2.5 Gbps)
Test Condition	<ul style="list-style-type: none">• X-March Pattern• tRCD = 4• CL = 4• Speed = 125 MHz (8 ns)• Background Write/Read




ATE Output Write Signal (125 MHz)




Input Signal into FPGA_ATE (125 MHz)





- The same logic compared with ATE function logic




Received Serialized Signal (2.5 Gbps)




Using Oscilloscope



DUT Input Signal at FPGA_DUT (125 MHz)



[Skew Control using FPGA IO-delay]





CLK = 2 ns Delay


DQS = 2 ns Delay



Read Signal into ATE Comparator



All good read signal with synchronous operation in front of ATE.



Hardware Performance

Performance	Type	Conventional System	Optical SerDes System	Advantage
# of Optical fiber for 1 DUT		40 ch	5 ch	1/8 reduction
# of Optical Module (TX and RX)		80 ea (only write-mode)	2 ea (Parallel modules used)	1/40 reduction
ATE channel expansion		Not expanded	by Optical Splitter	4 times expansion



Summary

- Optical signal 4 times splitting scheme and SerDes techniques for a multi-parallel high speed memory test
- An actual write/read optical memory test operation
- Optical fiber channels of 87 % and Optical module of 95 % are reduced dramatically, compared to a conventional optical interface
- Further, this scheme, with proper modifications and optimizations in terms of size and power, might be applied for CPU-memory optical interconnects in the future computing environment.

