#### IEEE SW Test Workshop

Semiconductor Wafer Test Workshop

E Boyd Daniels & Martin Gao Texas Instruments

Mitch Baumann

Millennium Circuits



# Very Low Cost Probe Cards A Two Piece Approach



June 6 to 9, 2010 San Diego, CA USA

## Agenda

- Problem Statement
- Scope
- 2 Piece Approach
  - Previous
  - Enhanced
- Cost Benefit & Savings
- Analysis
- Constraints
- Summary & Future Work
- Acknowledgements



#### **Problem Statement**

- TI needed a very low cost probe card solution for sample probe on Medium Complexity -Low Volume devices.
- Many catalog products currently have no probe solutions could be sample probed if the probe card costs were lowered.
- Solution had to be implemented with minimal changes to the existing probe floor infrastructure.



### Scope

 Catalog Parts needed a method by which probe could be implemented for Medium Complexity - Low Volume devices

Custom

Catalog

Conversion

High Complexity
High Volume
Small number of devices

Medium Complexity
Low Volume
Medium number of devices

Low Complexity
High Volume
High number of devices



# 2 Piece Approach

- Current probe costs are too high for many catalog products.
- New solution needs to be single-site and <\$1000 per card.</li>
- Initial idea was to build a probe solution based on an older project with a low profile connector.

"Would today's market conditions overcome the issues that hindered adoption of the previous attempt?"



# **Previous 2P PC Design**

#### The initial attempt failed in several key areas...


- Too complicate for manufacturing, too many parts and processes needed to function in production.
- Custom connector added too much cost.
- Parallelism lost every time the probe card is removed.
- Very little room for components.
- Probe head swapping inconvenient.




# Previous 2P PC Design

FIB-FAMILY INTERFACE BOARD










#### **Enhanced 2P PC Solution**

- Concept was reorganized and redesigned with Millennium Circuits.
- Result: A drop-in solution for the Tl's VLCT tester setup using a 2 PCB methodology.





# **Enhanced 2P PC Solution**






#### **Enhanced 2P PC Solution**

- 0.125" thick Family Interface Board (FIB) and 0.062" thick probe card (PC) = 0.187" thick standard PC PCB for the VLCT.
- PC rests on, and is therefore referenced by, the prober support plate.
- PC cut-outs zones provided for through-hole components.
- Uses original PC alignment pins.
- Each PC is generic to 10 or more products within the same family.



# **Cost Benefit & Savings**





# **Analysis**

- Specialty hardware was designed to facilitate mounting pogo pins in the FIB.
- Initial FIB boards had issues with sticking pogo pins.
- Wiggle tests passed initial device design, loopback test failed for unused channels.
- Planarity and CRes are excellent.



**Analysis** 

• Initial yields highlight the need for wafer test.

• Projected savings

 Projected savings due to packaging cost avoidance justifies the expenditure.

 Further savings expected when test scheme moved to sample probe.



#### **Constraints**

- Probe needle count needs to be kept low to reduce cost, i.e. no PCB stiffeners.
- Family of devices must be sufficient to justify implementation costs.
- No multisite will be allowed.





# **Summary & Future Work**

- TI Business Unit Test Group has been very pleased with the performance and cost benefits associated with the 2 Piece Probe Card solution.
- As a result, more tester platforms, alternate probe head technologies and device families are being considered for implementation.
- Additional validation is currently underway in terms of Gauge R&R and Yield Correlation to Packaging Yield.



# Acknowledgements

- Narith Lieou MSP Operations
- Robert Hall MAKE Operations
- Matt Sauceda MAKE Operations
- Norm Armendariz Make Probe Integration
- Woody Adams Millennium Circuits
- Steve Tomsu MicroProbe/Lapp Technologies
- Larry Tubbs EBT PDE

