Wafer Probing on Fine-Pitch Micro-Bumps for 2.5D- and 3D-SICs

Erik Jan Marinissen* Tom Daenen Luc Dupas Marc Van Dievel



Leuven, Belgium

Peter Hanaway ¹ Jörg Kiesewetter ² Ken Smith ¹ Eric Strid ¹ Thomas Thärigen ²



¹ Beaverton, OR / ² Dresden, Germany

Wafer Probing on Fine-Pitch Micro-Bumps for 2.5D- and 3D-SICs **Presentation Outline**

- 1. Introduction to TSV-Based 2.5D- and 3D-SICs
- 2. Test Challenges
- 3. Probing on Fine-Pitch Micro-Bumps
- 4. Experimental Results
- 5. Conclusion



1. Introduction to TSV-Based 2.5D- and 3D-SICs TSVs: Through-Silicon Vias

• TSV

- Conducting nail; typically Cu or W
- Electrical path from front-side to back-side of thinned-down silicon wafer
- Interconnection of vertically stacked dies

• Typical TSV Dimensions

- Diameter : 5µm
- Aspect Ratio 1:10
- Min. pitch : 10µm

– Height : 50µm

Benefits over Wire-Bonds

- High density
- Low capacitance
- Result: improved bandwidth, performance, power dissipation











1. Introduction to TSV-Based 2.5D- and 3D-SICs **Die Stacking**

Endless Stacking Opportunities

"Whatever your children can make using Lego bricks"



• 21/2D-SIC





• $2\frac{1}{2}D + 3D = \frac{5\frac{1}{2}D-SIC}{5\frac{1}{2}D-SIC}$



5

1. Introduction to TSV-Based 2.5D- and 3D-SICs Micro-Bump Bonding

Electroplated Micro-Bumps

- Cylindrical bumps
 - Side1: Cu (5µm)
 - Side2: CuSn (5µm + 3.5µm)
- Size (scaling down!)
 - Diameter : 25µm
 - Pitch : 40µm





Bonding

- Transient-Liquid Phase (250 °C)
- Diffusion bonding (150 °C)
- Bump planarization





1. Introduction to TSV-Based 2.5D- and 3D-SICs Micro-Bump Bonding





2. Test Challenges

Test Challenges – Overview

1. 3D Test Flows What to test when?

2. 3D Test Contents

New test patterns to cover new defects 2A. Due to 3D processing steps Due to TSV-based interconnects

3. 3D Test Access

Pumping stimuli in/responses out of the DUT

- 3A. External: Wafer probing
- 3B. Internal : Design-for-Test



Challenges in Testing TSV-Based 3D Stacked ICs: Test Flows, Test Contents, and Test Access

Erik Jan Marinissen

IMEC vzw Kanaldreef 75, 3001 Lennen, Balgium erik.jan marinissen@imec.be

Abstract

Three-dimensional stacked ICs (3D-SICs) based on Through-Silicon Vias (TSVs) have many attractive benefits and hence are quickly gaining ground. Testing such products for manufacturing defects is still fangular with many challenges. This paper provides an overview of those challenges and their emerging solutions, categorized in the areas of (1) set forms, (2) test access.

1 Introduction

1 Introduction
Particular stating on the generation of the circuit needs to be assessed and compensates for [13, 14]. This includes the effects of be assessed and compensates for [13, 14]. This includes the effects of the statistical transmitter is prepared information. The import of 3D processing on the operation of the circuit needs to be assessed and compensates for [13, 14]. This includes the effects of the statistical transmitter is prepared information. The import of 3D processing on the operation of the circuit needs to be assessed and compensates for [13, 14]. This includes the effects of the statistical transmitter is prepared information. The import of 3D processing on the operation of the circuit needs in the operation. The import of 3D processing on the effect of the statistical transmitter is the import of 3D processing on the operation of the circuit needs. The import of 3D processing on the operation of the statistical transmitter is the import of 3D processing on the operation of the circuit needs in the statistical transmitter is the statisti

A lot of research and development work has been done, is bein done, will also be done to exhibit TSV-based 2D inspiration. One of the first will also be done to exhibit TSV-based 2D inspiration. One of the first he also is a monotonic to the second secon



Research and development work on 3D integration also addresses design

the list of technology challenges. To be able to monitor the processing. Most conventional single-die chips have a test flow consisting of two tests in-line impection [11], methology [12], and failure analysis tools need to a wedge set and a final packaged set. The test flow for 3D-3C(s) is pole by upgraded to coeven thin his wey year circuits. Most conventional single-disc chips have a set flow consisting of two texts, a super set and a fail pockage der 37. In text soft set of 25. Cit poten-tally a lot more complex, their manufacturing process consists of many more steps and have class many more potential natural set at more than shown in Figure 2, we distinguish between (1) pro-board flow text; (2) por-bable and growthe sets of the different in their propose, text contents, and test access.

unseries in their pupper, is to control, since set access in a dis-integrated production dow, its itemediate products which are build-ing blocks for one company, are final products for another company. For example, DRAM dies to be stacked on top of logic data set intermediate products in view of the overall stack, but are final products for the DRAM maker. In such a setting, the supply contract typically requires that the intermediate product (DRAMs, in our example) are tested with final-set quality, including at-speed and burn-in tests. The delivered products are termed Known-Good Dies (KGD) [21], or, in case of die stacks, Known-Good Stacks (KGS) [20].

In an integrated production flow, where absolute KGD/KGS quality is no required, the test coverage and quality for intermediate products be

[Marinissen – APCCAS'10]



9



2. Test Challenges

Challenge 2: 3D Test Contents

- All manufacturing defects that can occur in conventional 2D chips, can also occur in 3D-SICs
 - Logic : stuck-at, transition, delay, VLV, ...
 - Memory : array, decoder, control, data-lines, ...
 - Analog : INL, THD, ...
- New defects due to new 3D processing steps
 - Wafer thinning: shifts in device performance [Ikeda et al. - ICMTS'04] [Perry et al. - DATE'09 3D Workshop]
 - Thermal dissipation and thermo-mechanical stress
 - Yield loss
- Defects in TSV-based interconnects
 - TSV fabrication: liner, barrier, plating
 - Interconnect bonding: height, align





2. Test Challenges

Challenge 3: Test Access

Wafer Probing

- Pre-Bond Test
 - Large arrays of fine-pitched micro-bumps
 - New metallurgies
 - Front-side and/or back-side probing
- Mid- and Post-Bond Test
 - Non-planar topologies

Design-for-Test

- Die-level test wrapper [Marinissen et al. VTS'10, 3DIC'10]
 - Modular die/interconnect tests
 - Supports pre-, mid-, and post-bond tests
 - TestTurns: from and to ext. I/O in bottom die
 - TestElevators in each (non-top) die
- Supported by Cadence tools
- Proposed to IEEE P1838 Working Group





3. Probing on Fine-Pitch Micro-Bumps

Today's State-of-the-Art

Probe cards do not meet pitch requirements

- Micro-bump pitch: 40µm (and scaling down!)
- − Probe card pitch $: \ge 50 \mu m$
- Some cantilever cards go smaller, but they do not handle arbitrary probe arrays

Solution today: additional pre-bond probe pads

- Dedicated: only for pre-bond test
- Extra
 - Design effort
 - Silicon area
 - Processing steps
- Trade-off area vs. test time
- Not the 'real' entry/exit point for functional data







3. Probing on Fine-Pitch Micro-Bumps

Pyramid Membrane Probe Cards



- **Probe core** with two litho-defined membrane layers span over a plunger:
 - 1. Routing layer to probe card
 - 2. Replaceable contact layer with probe tips
- Probe card adapts to probe station
- Application focus on
 - RF filters, switches
 - Process monitors (incl. M1 copper)
 - RF-SOC Multi-DUT







3. Probing on Fine-Pitch Micro-Bumps **New RBI Probe Technology**

- Conventional Pyramid tips ~100µm pitch, ~10g/contact
- Rocking Beam Interposer technology ~35µm pitch, ~1g/contact
 - Same materials
 - Decrease xyz dimensions by factor k
 - Decrease z motions by factor k



– Decrease force/tip by k^2 for constant tip pressure



IEEE South-West Test Workshop – San Diego, California, June 2011

3. Probing on Fine-Pitch Micro-Bumps

Requirements on Probe Station

- Probing on small targets
 → Accurate XY positioning
- Future bondability on micro-bumps
 → Reducing probe force with accurate Z control
- Accurate contact stability
 → High-performance vibration isolation
- TSV thermal stress measurements
 → Fast thermal transition time
- TSV thermal issues due to increased power densities
 → Thermal chuck dissipation and resistance
- Probing with high-pin count vertical probe cards
 → Safe operation inside shielded environment





4. Experimental Results

Contact on Blanket Wafers

- IMEC blanket wafers with micro-bump metallurgy: Cu 5µm
- Single RBI probe tip with precise tip force measurement
- Iterating over 0.25, 0.50, 0.75, and 1.00 gram probe tip force
- 4×12 + 4×50 + 4×50 touch-downs *without cleaning*



4. Experimental Results Contact on Blanket Wafers



4. Experimental Results

New RBI Probe Cards at IMEC

- Several cores
 - 100µm pitch, 24 tips
 - 50µm area array, 184 tips
 - 40µm area array, 480 tips



- Probe cards for
 - Cascade Microtech
 PA300-3D
 semi-auto prober
 - TEL P12XLm auto-prober







4. Experimental Results

Target: WideIO 3D-DRAM Interface

- JEDEC standardized interface for low-power 3D-DRAMs
- 4 independent channels
 - 128-bit data/channel
 - 6×50 micro-bumps/channel
 - 40 μ m pitch *x*, 50 μ m pitch *y*
- RBI-technology probe card
 - One WideIO-channel version
 - 300 probe tips, all routed independently
 - Initially focused on engineering and failure analysis applications





5. Conclusion Summary

- 3D-SICs based on TSV is fast-emerging technology
- 3D-SICs have several test challenges: flow, contents, access
- Probing on fine-pitch micro-bumps is one of those challenges
 - In order to avoid additional dedicated probe pads
 - Requirements:
 - Micro-bumps at 40µm pitch
 - Array size: 4 × (6×50) micro-bumps (JEDEC WideIO)
 - Probe damage not to inhibit downstream bonding
- Tough requirements on probe cards and probe stations, but first experimental results point towards feasibility
 - Contact resistance ~ 1 Ohm : probe-able
 - Berm of only 200nm : bond-able

Work in Progress!

5. Conclusion

3D-TEST Workshop

- First edition with ITC'10 very successful
- Second edition with ITC'11
 - September 22+23, 2011
 - Disneyland Hotel, Anaheim, CA
- Call for Submissions available
 - Papers
 - Posters
 - Panel session ideas
- More information: http://3dtest.tttc-events.org



