



IEEE SW Test Workshop

Semiconductor Wafer Test Workshop

June 12 to 15, 2011
San Diego, CA

Multi-tip Probe (MtP) Contacts for Flip Chip Wafer Level Probing



Norman Armendariz, Ph.D.

norm@ti.com

James Tong

jtong@ti.com

TEST TECHNOLOGY CENTER
INFRASTRUCTURE

Overview

- **Introduction**
- **Approach**
- **Qualification Test Flows**
 - Technology Qualification
 - Production Qualification
- **Effect of OT on CRes**
- **Effect of Cleaning Frequency**
- **Actual Over Travel**
- **Comparative Analyses**
 - Electrical
 - Mechanical
- **Summary of Multi-tip Probe (MtP) Attributes**
- **Conclusion**
- **Acknowledgements**



Introduction

- Multi-site probing of Flip Chip devices with pin-counts approaching 12000 pins will physically strain the current mechanical test cell infrastructure capability and with increased electrical performance also required.
- Currently, CVPC- conventional vertical probe cards are used to probe Flip-Chip devices (~170um pitch, 100um dia. solder bumps) w/~7000 pins.
- The cost of probe cards are also expected to increase, primarily due to the need for custom interconnections. Typically, MLC-multi-layered substrates, are used to interconnect to the PCB.
- Moreover, if these tips can leverage a similar MLC inherent to current FFI-Formfactor probe card construction, then a cost effective approach would also be facilitated.




Approach

- A TI / FFI strategic probe development effort was initiated to MEMs fabricate probe tips on existing FFI MicroSpring[®] technology to validate the multi-tip “probe physics” on solder bumped features.
- A comparative analysis was then performed to determine if a better probe solution, in terms of electrical and physical performance would result vs. current C-VPC technology based on a test vehicle with ~4,000 spherical solder bumps at ~170um pitch.
- **Probe qualification and integration based on a 2-step process;**
 - **1-Technology Qualification: to validate technology**
 - **2-Production Qualification: to determine production worthiness.**



MtP / FFI-Micro-spring Probe Card Technology


Micro Springs w/ MEMS used to form “Crown” tips, similar to WSP pogo-pin crown-tips, may offer a better COO when scaling from x1 to x4 multi-site applications, since the MLC-multi-layered ceramic is inherent in both.



Various crown tips or features can be custom fabricated on the micro-spring to optimize probing with the micro-springs fabricated on an MLC for multi-site.




QUALIFICATION TEST FLOW: MtP vs. C-VPC



Comparative probe card analysis performed in parallel to CVPC to minimize risk to production delivery, if MtP did not work.

1-Technology Qualification Test Flow

Objective: Define a stable probe / cleaning process and HW set-up before volume production qualification phase.



Input Variables:


- Probe Card to Probe Card
- Wafer to Wafer (Re-probe)



Output Variables:

- CRes
- Yield
- Re-Probe Rate
- Throughput
- Bump Scrub Damage
- Planarity/Alignment


TQ: Effect of Over-travel on CRes



Better contact performance (low CRes) is observed as OT-over-travel increases, but minimum of 60um is needed to achieve a good stable contact.





TQ: Effect of Cleaning Freq. on CRes



No statistical difference was observed between 60 and 65 um over-travel or between 15 and 100 PTds cleaning intervals, with the potential of further increasing this interval to further improves lifetime and test time.



TQ: Actual MtP Deflection in Test Cell



- Programmed Over-Travel (POT): The Z-movement of the prober chuck in the z-axis in the test cell.
- Actual Over-travel (AOT): The actual Z-movement / compression of the Multi Point Tip's micro-spring in the test cell.

Actual MtP Deflection in Test Cell

- Based on the in-situ “Clay Puck” tests, the actual over-travel (AOT) in the test cell was measured to be 40um with a POT of FT+100um.
- In other words, a programmed over-travel (POT) set at FT+100um is equivalent to 40um of actual over-travel (AOT).
- As a result, the current and stable programmed over-travel (POT) recipe was defined based on this characterization to within the capabilities of the MtP micro-spring deflection range and with an effective lower force required than if 100um was the AOT.



TQ: MtP vs. CVPC Electrical Correlation


C-VPC



MtP #1



MtP#2




Same wafer was probed with C-VPC and both HD2's cards

MtP-1 600/603 (99.5%) Bin to Bin correlation to C-VPC

MtP-2 597/603 (99.2%) Bin to Bin correlation to C-VPC



TQ: MtP vs. CVPC CRes Characterization




Although the CVPC shows a lower CRes median, the CRes stability or STD is much tighter than the CVPC. The higher MtP value is attributed to the way CRes is measured, which is defined by the total path resistance of the MLC/PCB/HW.



2-Production Qualification Test Flow

Objective: To validate long term stability of probe card / set-up and probe process reliability (Production Worthiness)

MtP Probe Cards



Input Variables:

- Probe Card to Probe Card
- Wafer to Wafer (Re-probe)
- Lot to Lot




Output Variables:

- CRes
- Yield
- Re-Probe Rate
- TPT
- Bump Scrub Damage
- Planarity/Alignment
- Lifetime/Reliability



PQ: MtP Production CRes Stability



Continuous production lots ran during production qualification checkout demonstrated contact stability over many consecutive wafers probed. This validated the process recipe stability and margin for production fan out.




PQ: MtP Electrical Test Reliability

Reprobe Data for MULTIPROBE T781786AFFI15 10501

Reprobe Rules:

- BIN | 7 | TOTAL > 5 | INCLUSIVE | High IO Open
- BIN | 65 | PERCENT > 5 | INCLUSIVE | High CRES
- BIN | 9 | PERCENT > 1 | INCLUSIVE | High VDD Shorts
- BIN | 6 | TOTAL > 5 | INCLUSIVE | High VDD Open
- BIN | 8 | PERCENT > 1 | INCLUSIVE | High IO Shorts



	Total Die	to Gec	% to GEC	same Bin	% same Bin	diff Bin	% diff Bin
Bin 7	5	0	0.00	0	0.00	5	100.00
Bin 9	179	2	1.12	170	94.97	7	3.91
Total	184	2	1.09	170	92.39	12	6.52



- Re-probe rate is very low w/ an average of 0.12% out of 40K die probed.
- Yield recovery from re-probe related to contact was extremely low.
- Implies: mis-contact is negligible and 1st Pass Yield is maximized



C-VPC vs. MtP: Effect on Bump



CVPC Flat probes compress or impact the apex of the bump. Bump height damage $\geq 1/3$ of the bump is not desirable. Also, CRes not as stable thus, more frequent cleaning to remove compacted debris is required.


Multi-tip contacts create small dimple marks away from the apex of bump; not affecting bump height. The pointed tips better penetrate the bump's oxide layer, resulting in stable CRes using much lower probe force.

Key Learning: “Probe Physics”

- The pressure between any two (2) surfaces in contact with each other is a function of force and contact area.

$$\downarrow \text{Force} = \text{Pressure} \uparrow \times \text{Contact Area} \downarrow$$

- Multi-Point tip enables a lower force per probe creating adequate pressure to break into the surface of the bump to make a reliable electrical contact.
- To achieve the same effect, the corresponding flat tip of a C-VPC approach would require a larger force to collapse the surface oxide of the bump apex.
- The electrical contact surface area; however, is comparable where the sides of the pyramid provide sufficient surface area for electrical conduction.



Summary of MTP Attributes

- Self alignment of tips to bump. Well centered
- No reflow of bump after probe is required
- CRes < C-VPC
- Force/Pin < C-VPC
- Cleaning \leq C-VPC
- Planarization not required
- Cost Of Ownership < C-VPC (Multi-Site)

Attribute	C-VPC	Multi-Point Contact
Clean Freq.	50 PTds	50 PTds or Higher
Alignment (um)	18	30um (Self-Aligns)
Cres STD Ω	0.43	0.12
Force/pin @OT (gm)	12 (Typical)	9 (Worst Case)
Repairability	Single Pin Repairable	Depends on damage
Bump Damage	Flattens apex	4 small dimples on side
CCC (A)	~1A	~1A
Min. Pitch (um)	135	170
Max OT	203	100
Planarization	Required	Not Required
COO	Single Site	MultiSite



Conclusion

- Multi-tip Probe contacts with the “piercing” action, demonstrated a stable and production worthy contact mechanism for Flip Chip bump probing using a lower force solution than the C-VPC
- The lower force exhibited by the MtP probe enables a path for a viable high pin-count / multi-site configurations probe solution with a lower Cost Of Ownership (COO)
- When this technology successfully completes the Production Qualification phase and if meets TI COO targets, then it will be deployed to test floors as production volumes warrant.



Acknowledgements



- Carey Farley
- Dien Ho
- Stan Ferrell
- Dan Stillman
- Jim Oborny
- Frank Meza
- Tim Lillie
- Doug Shuey
- Barry Naseck