

# The Road to 450 mm Semiconductor Wafers

Ira Feldman

Feldman Engineering Corp.




**IEEE SW Test Workshop**  
**Semiconductor Wafer Test Workshop**

June 10 - 13, 2012 | San Diego, California

# Overview

- **Why 450 mm Wafers?**
- **Technical Challenges**
- **Economic Challenges**
- **Solutions**
- **Summary**



~~...the number of transistors on a chip will double approximately every year two years ...~~

Electronics, Volume 38, Number 8, April 19, 1965

The experts look ahead


# Cramming more components onto integrated circuits

With **unit cost** falling as the number of components per circuit rises, by 1975 **economics** may dictate squeezing as many as 65,000 components on a single silicon chip

By Gordon E. Moore

Director, Research and Development Laboratories, Fairchild Semiconductor  
division of Fairchild Camera and Instrument Corp.

The complexity for **minimum component costs** has increased at a rate of roughly a factor of two per year (see graph on next page). Certainly over the short term this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years. That means by 1975, the number of components per integrated circuit for **minimum cost** will be 65,000.



$$A = \pi r^2$$

$$r' = 1.5r$$

$$A' = 2.25A$$

If  $\text{cost}' = 1.125 \text{ cost}$

$$\frac{\text{cost}'/A'}{\text{cost}/A} = 0.5$$

## Economics again!

If the total incremental cost of manufacturing a wafer 1.5 times the previous size is held to 12.5%, the cost per area for the larger wafer is half.


$\approx 1$  process node

Intel 200  $\rightarrow$  300 mm  
> 30% per die cost reduction

# The 450 mm wafer time-line

- ◆ 2006 estimate
- ← 2009 update
- ★ current estimate
- ✓ complete

Line width nm



# TECHNICAL CHALLENGES

June 10 - 13, 2012



IEEE Workshop

# Prober - Direct Scale Up?



1.5x




Accretech


Dimensions	1450 w x 1775 d x 1420 h mm	Dimensions	2175 w x 2663 d x 1420 h mm ?
Weight	1500 kg	Weight	3375 kg ?




# WIP / Cycle Time Impact



# WIP / Cycle Time Impact



# Very Large Printed Circuit Boards (PCB)




Current DRAM tester

Same connector  
area width


Connector area increased  
by 2.25x for additional  
signals

# Probe Force




Marinissen – IMEC / Cascade Microtech 2011; Losey – Touchdown Technologies 2010; Huebner – FormFactor 2009; Folk – Microfabrica 2008

## Operational probe movement



## Probe card operating range



Change in Temperature ( $\Delta T$ ), °C

*Please see notes on next page*

# ECONOMIC CHALLENGES

June 10 - 13, 2012



IEEE Workshop

15



OPEX + CAPEX → ¢/die

*Only*



## Serial Fab Processes:

- Photolithography reticle stepping
- Ion Implantation
- Metrology & inspection
- Non-full wafer test

Can Stock Photo Inc. / stillfx



## Larger Probe Cards =

- Higher Material & Processing Costs
- New NREs
- New Equipment

Yield – larger area requires lower defect density or cost effective rework.

Feldman SWTW 2011

## Non Recurring Engineering Expense

Architecture R&D	Design NRE	Tester NRE	Customer NRE
Design Input	X		X
Probes			?
Guide Plates	X		
Space Transformer	X		
Interposer	?		
PCB Design	X (External?)	X	?
PCB Fab	External	?	?
Mechanical H/W	?	X	?
Electronics	?	?	?
Metrology	X	X	?
Packaging		X	?

## Advanced Process Technology

### Cost Drivers

- Process Steps
- Masks
- Substrates
- Material
- Active Area
- Yield
- Defect Density
- Layers
- Equipment
- Rework / Repair


# Intel

made it simple last time:

Relative Capital Cost  $\leq 1.3$

Relative Footprint  $\leq 1.0$

$$\text{Relative } X = \frac{X(300)}{X(200)} * \frac{\text{OutputCapacity}(200)}{\text{OutputCapacity}(300)}$$



**Figure 2:** The macro view of the 300mm vision in which 200mm and 300mm factories are compared

Seligson

TOTAL  
INVESTMENT

TIME TO RECOVER  
INVESTMENT

**300mm**

development cost for  
equipment industry<sup>1</sup>

**\$12B**

**14 yrs**

**450mm**

development cost for  
equipment industry<sup>2</sup>

**\$15B - 20B**

**?? yrs**

Synchronized **Roadmap**  
and **ROI Cadence** are critical

<sup>1</sup> Source: VLSI Research 2006

<sup>2</sup> Source: Applied Materials estimate


# SOLUTIONS

June 10 - 13, 2012



IEEE Workshop

21



Engraving by Rubens

For extreme diseases, extreme methods of cure, as to restriction, are most suitable.

Hippocrates  
ca. 460 – 370 BCE

# Possible Solutions

Location	Type	Research & Development	Short Term (delayed investment)	Long Term
In Fab	In Process / Parametric	Semi-automatic probe station	Flying probe	Super-sized wafer prober
Post Fab	Single to medium multisite	Quartered wafers	Reconstituted wafers	Super-sized wafer prober
	Full wafer contact (1-10? TDs)			Test in Tray
				Simplified prober / restricted movement

# Flying Probe for In Process

SPEA

June 10 - 13, 2012



IEEE Workshop


24


# Possible Solutions

Location	Type	Research & Development	Short Term (delayed investment)	Long Term
In Fab	In Process / Parametric	Semi-automatic probe station	Flying probe	Super-sized wafer prober
Post Fab	Single to medium multisite	Quartered wafers	Reconstituted wafers	Super-sized wafer prober
	Full wafer contact (1-10? TDs)			Test in Tray
				Simplified prober / restricted movement




# Quarter the Wafer?







### Issues:


- Equipment (prober) compatibility
- Lost die
- Inefficient utilization
- Four different step / probe patterns for high parallelism probing



Lost Die



D=300 mm



## Reconstituted partial “wafer”

Dice arrayed in  
efficient probing  
shape on 300 mm  
film frame

Intel Ivy Bridge “mash up”

# Possible Solutions

Location	Type	Research & Development	Short Term (delayed investment)	Long Term
In Fab	In Process / Parametric	Semi-automatic probe station	Flying probe	Super-sized wafer prober
Post Fab	Single to medium multisite	Quartered wafers	Reconstituted wafers	Super-sized wafer prober
	Full wafer contact (1-10? TDs)			Test in Tray
				Simplified prober / restricted movement

# Test-in-Tray

Centipede Systems' FlexFrame



Reusable tray

Example devices:

64 die per tray

7.2 mm x 8.3 mm

50  $\mu$ m Al pads

Centipede Systems

See also: Test in Tray: Thomas Di Stefano - BiTS 2012

# Possible Solutions

Location	Type	Research & Development	Short Term (delayed investment)	Long Term
In Fab	In Process / Parametric	Semi-automatic probe station	Flying probe	Super-sized wafer prober
Post Fab	Single to medium multisite	Quartered wafers	Reconstituted wafers	Super-sized wafer prober
	Full wafer contact (1-10? TDs)			Test in Tray
				Simplified prober / restricted movement


# Chuck Area

Minimum chuck area is approximately:

$D = 300 \text{ mm} \rightarrow 636 \text{ mm sq.}$

$D = 450 \text{ mm} \rightarrow 955 \text{ mm sq.}$

to reach center of head plate opening with all die, sub-chuck, & camera.





# Full Wafer Contactor Prober?

Prober designed for use with full wafer contactors (FWC) such as 1 TD or “rainbow” probe cards.

Restricted movement to +/- 50 mm Y, +/- 10 mm X?

FormFactor SmartMatrix








Micronics Japan Co.

# Future Test Cell?



# Summary

- **Some challenges are 1.5x others are 2.25x**
- **Multiple solutions to technical challenges for R&D, short term, and long term**
  - Need to plan accordingly
- **Largest challenge is financial**
  - Need right solution for each problem with proper return on investment (ROI)
  - Don't want to over invest or “miss the boat”
- **Inflection point enables innovation**



450 mm

300 mm

Can Stock Photo Inc. / andrewro

June 10 - 13, 2012



IEEE Workshop

37

# Acknowledgments

- **Accretech**
- **Applied Materials**
- **Cascade Microtech**
- **Centipede Systems**
- **FormFactor**
- **Micronics Japan Co. (MJC)**
- **Multitest**
- **SPEA**
- **Tokyo Electron**

# Thank You!

Ira Feldman

[ira@feldmanengineering.com](mailto:ira@feldmanengineering.com)

Visit my blog

[www.hightechbizdev.com](http://www.hightechbizdev.com)

for my summary of SWTW

# References

- “Cramming more components onto integrated circuits”, Gordon E. Moore, Electronics, Volume 38, Number 8, April 19, 1965. <http://j.mp/ICfrn9>
- “Planning for the 300mm Transition”, Daniel Seligson, Intel Technology Journal Q4 '98. <http://j.mp/JMZ3Vx>
- “Position Paper for 450mm Development”, International Technology Roadmap for Semiconductors (ITRS) Starting Materials Sub-TWG, June 2005. <http://j.mp/J02AP2>