



IEEE SW Test Workshop

Semiconductor Wafer Test Workshop

June 9 - 12, 2013 | San Diego, California

Very Small Pitch Micro Bump Array Probing



**Gunther
Böhm**
FEINMETALL

**Samuel
Kalt**
Team
Nanotech

**Dr. Armin
Klupp**
Fraunhofer-
EMFT

**Erik Jan
Marinissen**
IMEC

**Dr. Joerg
Kiesewetter**
CASCADE
Microtech

**Dr. Wolfgang
Schäfer**
FEINMETALL

Overview


- Challenge: Probing Really Small Structures
- How the New Tips Look Like
..... and How they are Built
- Functionality and Simulation
- Probe Head Design
- Overtravel Experiment
- Summary & Outlook



Contact Arrays on ICs


- Geometrical requirements to array probing are increasing
- Transition from solder ball to Cu-pillar and μ bumps on Through Silicon Vias

1995




250 μ m

2002



160 μ m


2009



80 μ m

[2]

2011



50 μ m



pictures 2+3 are scaled and modified to show proportions



3D-SICs: TSVs and Micro-Bumps

- **Through-Silicon Vias**



- Interconnect from front-side to back-side of silicon die
- IMEC's Reference Process
 - Cu TSVs, min. pitch 10 μm
 - Height 50 μm , \varnothing 5 μm (AR 10:1)
- **Scaling down dimensions**
 - Fine pitch: higher density
 - Small diameter: less capacitance

- **Micro-Bumps**

- Interconnect bonding between two dies
- IMEC's Reference Process
 - Top bump: Cu(Ni)Sn, \varnothing 15 μm
 - Bottom bump: Cu, \varnothing 25 μm
 - 40/50 μm pitch
- **Scaling down dimensions**
 - 40 μm \rightarrow 20 μm \rightarrow 10 μm pitch




4




IMEC Micro-Bump Test Chips

Micro-Bump Chip




- Dedicated test chip
- Area array with ~8,000 micro-bumps per die at 50 μm pitch
- M1 daisy-chain through adjacent micro-bumps

Bottom Die: Cu, $\varnothing 25\mu\text{m}$




Top view


Top Die: CuSn, $\varnothing 15\mu\text{m}$



Top view



Cross section




Cross section



3D-SIC with TSVs and Micro-Bumps

die 1



die 2




μbump Probing Challenges

- Pitch is smaller than most needles
- Dense array fan out requires small traces
 - 10 μm lines/spaces
- Pad damage vs. bond capability
 - no damage on contact area

Ø40μm
vertical needle



same scale



Ø15 μm CuSn micro bump



Probe Tip Selection (1)


- Sharp tip

- good, tiny contact
- easy to fabricate
- poor lifetime
- major pad damage




- Truncated cone or pyramid with scrub

- good contact
- hard to fabricate
- acceptable lifetime
- major pad damage



- Flat tip

- unstable contact
- easy to fabricate
- good lifetime
- medium pad damage



Probe Tip Selection (2)


- Rounded tip

- unstable contact
- hard to fabricate
- acceptable lifetime
- medium pad damage



- Wedge

- excellent contact
- hard to fabricate
- good lifetime
- major pad damage



[1]


- Crown

- good contact
- hard to fabricate
- good lifetime
- minor pad damage



IEEE Workshop

Silicon Crown Contact (1)




silicon tip, solid part

silicon tip, split part

contact edge


Ø 25 µm Cu-cylinder

one tip splits into four segments




eight edges are contacting the µbump (sectional view)

patent pending




Silicon Crown Contact (2)


- Minor damage at the edges only to ensure bondability
- Eight contact edges to realize a stable contact
- Scrub action for stable contact and self cleaning
- Very special process to create crown
- Yet unknown lifetime and stability



Silicon Crown Contact (3)





CAD-view on the tip



microscope-view on the tip

Needle Array Core Technology (1)




microscope top view
on the array



Needle Array Core Technology (2)

- **Through Silicon Vias in BESOI*-Wafers**
 - CMOS compatible BESOI-Wafer fabrication
 - BESOI thickness 50 μm , 200 nm insulation oxide
 - TSV depth 60 μm
- **Needle Array with 10 x 10 Needles**
 - Pitch down to 20 μm possible
 - Demonstrator with pitch 50 μm
 - Fanout metallization for wire bond contact




SEM top view on the array




Needle Array Core Technology (3)

MEMS processing of contact elements

- Crown etching
- Needle etch on insulation oxide
- Crown metallization



crown etching



etched needles, cross section




Mechanical Simulation

FE-analysis to learn about the stability of this tip


maximum insertion is limited to $\sim 1.5 \mu\text{m}$

most critical area




Probe Head Design (1)

To enable more than $1.5\ \mu\text{m}$ overtravel we have designed a two step spring system.





Probe Head Design (2)



Force to Insertion Characteristics

One single silicon crown contact is expected to carry 14.5 mN force @ 1.5 μm travel.


The test setup contains 100 contacts:
expected total force is 1450 mN



Force to Overtravel Characteristics

The main probe head together with the additional spring has a non-linear force to travel characteristic:

We expect to run an overtravel of **46 μm** before the silicon crown contact breaks.



Electrical Properties

- expected DC resistance

– ViProbe [®] head:	0.53	Ohm	} $\Sigma = 19 \text{ Ohm}$
– Chip fan out:	1.3	Ohm	
– micro needle:	17	Ohm	

- high frequency properties

We see an excellent opportunity to get very good performance, however, optimization and measurement is scheduled later in this project.




Probing Setup

- The 10x10 micro needle array is mounted on a ViProbe[®] S-type (59 μm pitch) head
- Test structures containing daisy-chain connections are probed
- CASCADE Microtech 300mm demonstrator-probe station
- 32 channel multiplexer to perform 40 individual resistance measurements per touchdown



probe card




prober connection

Demonstrator – Probe Station (1)



Installation in the
IMEC – cleanroom



Touchdowns after PTPA on 37 μm
Al pads with standard probe
needle, on centre, north,
east, south chip of 300 mm wafer

Demonstrator – Probe Station (2)


- Probestation installed in the cleanroom at IMEC
- High accuracy X,Y,Z, Θ -stage
 - Repeatability: $\pm 1,5 \mu\text{m}$ (3σ)
 - Accuracy: $\pm 3,0 \mu\text{m}$ (3σ)
 - Resolution: $0,2 \mu\text{m}$
- Probe to Pad alignment features
 - High accuracy image acquisition
 - Flexibility for various tip shapes




Probe Overtravel Experiment (1)

- Touching the silicon crown tip with a wire
- Estimating max. overtravel

Ø20µm wire



Probe Overtravel Experiment (2)





HV	mag	WD	det	HFW
5.00 kV	2 000 x	18.4 mm	ETD	64.0 μ m

30 μ m
helios 600 D534

June 9 - 12, 2013
IEEE Workshop

Probe Overtravel Experiment (3)


More than 5 μ m overtravel have been achieved.



Probe Overtravel Experiment (4)


Tiny scrub marks for
good contact
@ low damage.

scrub mark on the wire



Summary

- $\varnothing 15\text{-}25\mu\text{m}$ μbumps for die2die bonding
- Special crown tip for min. pad damage
- Technology demonstrator: 100 needles @ $50\mu\text{m}$ pitch
- Two step spring system
- High precision probe station
- First tests of probe overtravel done
- Future capability: $20\mu\text{m}$ pitch



Outlook

- Real wafer probing at IMEC on Demonstrator-Probe Station
- Wafer bonding experiments
- Evaluation of reliability and cleaning
- Determination of RF properties



Acknowledgements

Georg Steidle
FEINMETALL

- probe head design,
assembly, force measurements

Dr. Georg Fritz, Thomas Bayer,
Michael Steidle
Team Nanotec

- μ -needle array development

Bart De Wachter
IMEC

- test set-up, test program,
experiments

Jens Fiedler, Michael Teich,
Juliane Busch, Gavin Fisher
Cascade Microtech

- prober setup and experiments

Klaus Kölle, Erwin Hacker,
Werner Muth
Fraunhofer-EMFT

- Layout, Lithographie



References

- [1] Rod Martens; Formfactor;
SWTW 2002

http://www.swtest.org/swtw_library/2002proc/PDF/S05_01.pdf

- [2] Senthil Theppakuttai, Bahadir Tunaboynu; SV-Probe;
SWTW 2010

http://www.swtest.org/swtw_library/2010proc/pdf/s08_01_theppakuttai_swtw2010.pdf

Project Funding

A part of the work has been performed in the project **ESiP**, where the German partners are funded by the Public Authorities of either Germany or Saxony (Land Sachsen). In addition the partners IMEC, Feinmetall, Team Nanotec and Fraunhofer EMFT are funded by the ENIAC Joint Undertaking.





Thank You.

Gunther Boehm

FEINMETALL

Herrenberg, Germany

www.feinmetall.de

g.boehm@feinmetall.de

