

IEEE SW Test Workshop

Semiconductor Wafer Test Workshop

June 8 - 11, 2014 | San Diego, California

Design For Probe: Probe Card Selection Process



Brandon Mair Dawn Copeland 6/10/2014

Agenda

- DFP Overview
- TI Qualified Vendors
- Qualification Process
- Probe Technologies
- Specifications / Documentation
- Benefits of DFP Process
- Questions / Discussion





Design For Probe Overview

DFP-Design For Probe is a risk-review process involving a cross functional team of experienced probe test members whose objective is to target probe solutions that are aligned to TI's Roadmap and Best Practices.

Benefits

- **Optimize the Probe Card technology selection!**
 - Build the right Probe Card for your device.
 - Take advantage of the latest qualifications
 - Understand each test floor's strengths for smooth offload.
- **Maintain Probe Card Build Spec**
 - Monitor vendor compliance to avoid probe card mis-builds and lost cycle time
- WPL assists with RFQ to ensure best pricing!
- Design Rules for various silicon technologies.
- Help to provide robust solutions that can easily be transferred across various TI sites worldwide.





Ex: Cantilever design rules below for pad layout.

Rule Code	Description	Size on Silicon (µm)	
70A1	Minimum distance perpendicular to the die edge between the probe points furthest from the die edge on that side to the	Single Site	NA
TOM1.	closest probe point to the die edge on the adjacent sides.	Multi Site	125
70A2	Maximum distance from center of probe pad to center of	Dual Inline or 2x2 Quad Site	125
TUAZ.	staggered probe pad.	Single Site or Dual Diagonal	300
70A3.	Minimum distance between probe points	50	
70B1.	Probeable core pad minimum pitch	100	
70B2.	Minimum core pad dimension must be this amount or larger tha dimension.	n the minimum peripheral pad	10
		Single Site	24000
70J1	Maximum multisite die matrix	Dual Inline (Shelf)	30500
7001.	Maximum muitisite die matrix	Dual Diagonal	22800
		24000	
70K1.	Distribution of probed pads (layout of probed pads must be plac concentrations of probes that can restrict escape routes in the f	Max	




Design For Probe Organization

Brandon Mair DFP Team Lead Probe Test Test Sites Solutions Business Units



Design for Probe Process Flow



The Design for Probe Team utilizes the Business Unit's device input to determine the best probe card technology and vendor. The recommendations are based on cost of ownership models for pricing and lifetime performance.

Device Input for the Selection Process

- **Device Input list requests relevant information** about the device.
- All parameters are input into the Probe Card **Selection Tool to select qualified probe card** vendors and technologies.

User Information:	
Submitter Name:	
Submitter Email:	
Device Name:	
Device Id:	Requestor
Business Unit (SBE):	Information
Business Unit (LBE):	
Program Manager:	
Test Engineer:	
REQUIRED Device Information:	
Device Test Surface:	
Pitch:	
Device Test Application:	
Number of Rows:	Currently used in
Core Pads:	Probe Card
Bandwidth:	Selection Tool
Current Carrying Capability:	Selection 1001
Probing Temperature:	
Number of pins per site:	
Number of sites:	
Total Number of Probes:	

B. Mair and D. Copeland

Supplemental Device Information:						
CMOS / Analog Technology:						
Wafer Size:						
Pad Dimensions:						
Die Size:						
Step Size:						
Separate Probe / Bond Areas?:	Supplemental					
Probing on Bond Pad?:	inputs that further					
Mixed Pad Dimensions?:	help to define					
Allowable Pad / Bump Damage?:	·					
Number of Insertions (reprobe):	probe card					
Different Probe Technologies Used?:	selection					
Mechanical Stiffener Required?:						
Hand-Test?:						
Device Array Pattern:						
Multi-site Array Pattern:						
Packaging Technology Type:						
COO / Test Floor Information:						
Number of Die / Wafer:						
Number of Wafers for Production:	Used in COO					
Probe Card Need Date:	Model					
Number of Probe Cards Required:						
Request for Quote (Cost):						
Probe Engr / Debug Test Location:	Toot Call / Floor					
Probe Production Test Location:	Test Cell / Floor					
Number of set-ups:	Capability /					
Prober:	Support					
Tester:	Зарроге					



DFP – Device Spreadsheet Data

Sample from Device List.

B. Mair and D. Copeland

Collecting different data from each device to allow for easy tracking / review of data.

♣ Date Submit	tted Test Engr	CMOS / Analog Technology	Probe Feature Surface Type	Probe Feature Surface Metallurg	Minimum Probe Pad/Bump Size (um •	Minimum Probe Pitch (microns 💌	Test Feature Pattern on Di <mark>▼</mark>	Core Pad ▼	Test Application (RF/NRF/NR F-Kelvin	Total Number of Probes per Die	Multi- Site Number 🔻	Ni F
1/4/2013	Amrit Singh		Pad	Cu	140	177um	1 Row	NO	Kelvin	10	16	
1/10/2013	J.Lessard	BICMOS8IE	Pad	Aluminum	67 x 68	?	Row/Periphery	NO	NRF	38	2	
1/15/2013	Simon Lu	Optimos2	Flip Chip Bump	C4	n/a	200	Full Array	YES	10gb/s high speed Digital	562	2	
1/16/2013	Daniel Zhu	LBC7	Pad		80 x 80	100	Full Array		NRF	7	32	
1/22/2013	Nagarajan Viswanathan	1833C05.25LRK D	Pad	Aluminum	85 x 85	101.5	1 row	NA	NRF	99	4	
1/24/2013	:	LBC7	WCSP Bump				Full Array	YES	NRF	196	8	
1/28/2013	Sandesh Rawool	LBC7	Pad	Dcu(Cu+Ni+Pd)	70 ×70	82.09	Rows. Staggered		NRF	48	8	
1/29/2013	Nithya Ravindran	LBC7	Pad	Aluminum	84	101	Rows Staggered	NO	NRF	7	8	
1/31/2013	Alex Szczapa	C9T5V	WCSP Bump	Sn-Ag	125	400	Full Array	YES	NRF-Kelvin	23	8	
2/4/2013	Carsten Schmidt	F021	Pad	Aluminum	45 x 45	?	Full Array	YES	NRF but want to try some RF	84	4	
2/5/2013	Daniel Ruiz	LBC7	Pad	Aluminum	90	111	2 Rows	NO	NRF	10	8	
2/5/2013	Eric Peatrowsky	ABCD6	Pad	Aluminum	TBD	TBD	TBD	TBD	NON RF	10	8	
2/11/2013	Jamal Sheikh	F021	Pad	Aluminum	55x53.5	60um	1 Row	NO	NRF	144	16	
2/12/2013		LBC7	Pad	Au?	72 x 72um	?	Random bond pads	TBD	NRF-Kelvin	8 (non-Kelvin) or 13 (Kelvin)	16	1
2/15/2013	Noel Caliboso	CMOS7	WCSP Bump			400	Yes		NRF-Kelvin	19	8	
2/25/2013	Anton Ecker	HPA07	Pad	Aluminum	100	150	1 Row	NO	NRF	14	8	
3/19/2013		LBC8	Pad	Aluminum	80 x 80	76.02um	Full Array	YES	NRF	10	16	
3/19/2013	Pavan Pakala	LBC7	Pad	Aluminium	67 x 67	85uM	Full Array	YES	NRF	12	16	Щ
3/25/2013	Vinod	C05	Pad	?	70 X 70	90	1 ROW	0	NRF	80	8	Ц
3/25/2013	Vinod	C05	Pad	?	70 X 70	90	1 ROW	0	NRF	92	4	
						VV						

Probe Card Selection Tool: Objective:

- In the past, DFP has relied on manual inputs and "tribal" knowledge of DFP members or TI test community to select an appropriate probe card technology and vendor.
- As a result, the Probe Card Selection Tool was developed to automate / capture the probe CTFs-critical to function parameters, to make better and more consistent decisions in a timely and cost-effective manner for TI WW.
- PTS used third party software from Logicnets to aid in automation of the probe card technology decision process in a systematic manner.

June 8-11, 2014

Probe Card Selection Tool



TTC - TEST TECHNOLOGY CENTER / INFRASTRUCTURE / PROBE DEVELOPMENT & INTEGRATION

Welcome to Test Technology Center's (TTC) Probe Selection Tool.

The purpose of this tool is to help decide on the correct probe technology and vendor based upon input device parameters.

Please fill out the following information so that the tool can choose the probe technology that fits your device.

Once the tool has selected appropriate technology / vendors, and email with the corresponding vendor contact information will be sent to begin to engage with vendors on their

Please feel free to provide any feedback that may help make this process better.

Hover mouse over parameters for more detailed information.

User Information:

Submitter Name:	
Submitter Email:	
Device Name:	
Device Part Number:	7
Business Unit (SBE):	
Business Unit (LBE):	
Program Manager:	
Test Engineer:	

The first set of screens ask for the basic parameters to identify and track the device being processed.



Probe Card Selection Tool: Required Inputs

The following questions about your device are **REQUIRED** will be used to help choose the appropriate probe card technology for your device: **REQUIRED Device Information:** Bump What is the device test surface? O Pad What is the minimum pitch (um)? Non RF What is the test application?: 3 ROW STAGGERED > What is the device test pattern?: O Yes Does the test pattern contain core pads?: O No What is maximum test program frequency (MHz)?: MHz What is the required current carrying capability per probe (mA)?: mΑ 50 What is the probing temperature (oC)?: $^{\circ}C$ um What is the number of probes per site? probes What is the total number of sites? Calculate Total # of Probes probes total

IEEE Workshop

Probe Card Selection Tool: Supplemental Device Inputs

The next set of questions will further help in aiding the probe card technology decision.

DEVICE QUESTIONS:

Silicon Technology:	- 🕶		
Wafer Size?:	200mm 300mm		
Probe Feature Surface Metallurgy:	-	~	
Probe Pad Dimensions:		um X	um
Die Size:		um X	um
Step Size:		um X	um
Separate Probe / Bond Areas?:	O Yes O No		
Probing on Bond Pad / Bump?:	O Yes O No		
Mixed Pad Dimensions?:	O Yes O No		
Allowable Pad / Bump Damage?:			
Number of Insertions (including reprobe):	1 🕶		
Different Probe Technologies used?:	O Yes O No		
Mechanical Stiffener required?:	O Yes O No		
Hand-Test?:	O Yes O No		
Device Array Pattern:		X	
DUT Array Pattern:		x	No Skip 💌
Packaging Technology Type?:			

Supplemental information helps to further narrow down vendor / technology decision.

Probe Card Selection Tool: Input and Output

Below are the parameters used to make probe card technology decision.:

Input:

	<u> </u>	
Device Test Surface:		
Pitch:		um
Device Test Application:		
Number of Rows:		
Core Pads:		
Total Probe Count:		
Bandwidth:		MHz
Current Carrying Capability:	L	mA
Probing Temperature:		оC


EXAMPLE Device

Output:

2 Qualified PC Vendors / technologies.


WPL Submits RFQ for LBE review and selection.





Vendor	Technology	Technology Name	Vendor Contact	Vendor Email	Vendor Website
Superman Inc	Vertical	Kryptonite	Clark Kent	clarkkent@superman.com	www.superman.com
Batman Technologies	Vertical	Crusader	Bruce Wayne	bwayne@batman.com	www.batman.com

2013 DFP Results



Devices run through DFP this year

66% Pad devices


B. Mair and D. Copeland

33% Bump devices



WPL Quoting Process


Г	# of TOUCHDOWNS	INITIAL COST	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
	Vendor A	\$46,400	\$49,940	\$53,480	\$57,020	\$60,560	\$64,100	\$67,640	\$71,180	\$74,720	\$78,260	\$81,800	\$85,340	\$88,880	\$92,420	\$95,960	\$99,500	\$103,040
	Yeador B	\$42,650	\$45,731	\$48,813	\$51,894	\$54,975	\$58,056		\$64,219	\$67,300	\$70,381	\$73,463	\$76,544	\$79,625	\$82,706	\$85,788	\$88,869	\$91,950
	Yeador C	\$46,874			56,111			65,347			74,584			83,821			93,058	
	Vendor D	\$33,596	\$37,404	\$41,212	\$45,020	\$48,828	\$52,636	\$56,444	\$60,252	\$64,060	\$67,868	\$71,676	\$75,484	\$79,292	\$83,100	\$86,908	\$90,716	\$94,524
	Yeador E	\$37,700	\$40,781	\$43,863	\$46,944	\$50,025	\$53,106	\$56,188	\$59,269	\$62,350	\$65,431	\$68,513	\$71,594	\$74,675	\$77,756	\$80,838	\$83,919	\$87,000
Г																		
L																		
п																		
L																		
Г																		
L																		



- WPL helps to provide cost analysis between available technologies for each device.
- Rebuild cost is also a factor considered when comparing the various vendors.

IEEE Workshop


Stepping Efficiency



Tool can go through multiple designs in a matter of minutes to find most optimal design based upon wafer layout.

 Stepping Efficiency Tool can help to quickly determine most optimal stepping efficiency pattern as well as stepping pattern across the wafer.

Current Modeling Tool



- Developed a tool to help provide guidelines on which technologies / vendors can handle device required current.
- Tool available to use in DFP process so that we can make sure technology chosen can handle required current.

IEEE Workshop

TI Qualified Vendors



TI Qualified Vendors

- For each vendor used, an extensive qualification process is used to ensure that the vendor / technology performs up to standard mechanically and electrically over time.
- Part of this qualification is also a cleaning evaluation to ensure that cleaning procedures / cleaning media are optimal.

IEEE Workshop

Qualification Process

Technology - Production QUALIFICATION	
PASSES Category	Meets required CTF-Critical To Function parameters. Passes qualification category for the particular probe requirements envelope or node intended. e.g. 70 um, x32/x64 multi-site enablement
PASSES Category	Meets most CTF-Critical To Function parameters. Passes qualification step. However, contingent on additional data, data analysis either on-line or off-line to resolve.
DOES NOT QUALIFY	Does not meet most CTF-critical to function parameters. Does not pass qualification category. Not considered a show-stopper; however, ARs required to be resolved
DOES NOT QUALIFY	Does not meet required CTF-critical to function parameters. Does not pass qualification category. Considered a show-stopper, significant work required to resolve.

TECH QUAL PROD QUAL INTEGRATION

Qualification Worksheet

	000000000000000000000000000000000000000					
		Total Qual	Cleaning			
Test	Requirement	• • • • • • • • • • • • • • • • • • • •	Qual	Results	Data	Pass/Fail
	98% bin to bin from baseline card to new	x		94% bin to bin correlation approved		
bin to bin correlation	probe technology or LBE/PDE acceptance	^		by the LBE Yvonne So	Bin2Bin	Pass
				,		
	Dielectric cracking study Automotive	х				
Diele staie euroleine	requirement 9x TD in the same location and max production probing OT) –	^		No dielectric cracking report		NA
Dielectric cracking	1 0 7			needed for Bump Material		INA I
	No under layer metal exposure on automotive products					
	QSS states for AI technologies "shall not					
	expose underlying passivation or					
	underlying metal equal to or greater than	Х				
	25% of the pad width adjacent to the edge					
	of the pad or exceeds 1.0mil2 near the			No punch through report need for		
Punch through	center of the bond pad.			bump material		NA
				Cleaning Media 1um Grit		
		x		ProbeLapp		
	3 Ohms Standard deviation 100k TD and a	X		Cleaning Settign 25 wafer TD 10		
Cres over time	minimum 100 wafers Probed			Cres across 9k dies 0.15Ω Stdev	Cres Data	Pass
				Cleaning Media 1um Grit		
		x	Х	ProbeLapp		
Cleaning rotation as it relates to Cres and		^	^	Cleaning Settign 25 wafer TD 10		
contact related bin fails	How many rotations of the cleaning material?			Cres across 9k dies 0.15Ω Stdev	Cres Data	Pass
New material has a requirement of a MSDS, no polyethylene allowed, high temp transfer		x	x	Duck at an in accordant to condition		
study is needed		_ ^	^	ProbeLap is currently used in production at -40 - 200C	MSDS	Pass
olday le fiedaca	100k TD and a minimum 100 wafers			production at 40 2000	141303	1 033
	Probed in production or accelerated					
	probing and cleaning wear study to show					
	the TD vs. Tip length as it relates to probe	Х	Х			
	card end of life. (life expected must be			Card Life Data shows TD production	Life Time	
Life time study	(>750K TD)			probing	Data	Pass
Prober device file set up needle tip alignment		х		Needle tip Algorithm 0 Standard		
settings		^		size		Pass
	fail rate must be less the 0.25% across 20	Х				
AVI fail rate	EWR lots at all temperatures.			No AVI data for Bump probing		NA
				Mushroom probing showed no		
				damage Reflow bumps require		
		x		packaging sample eval YIELD:		
		^		FT1- 98.94%		
	Damage must meet all packaging			PB2- 97.96%	Bump	
Bump Damage	requirments			PB3- 99.66%	Damage	Pass
	X, Y, Z correction across a wafer must be					
	lest the 30um min to max without dramatic			Duran decises de not anales et liteli		
	swings not including stops to the prober	Х		Bump devices do not probe at high temp no optical alignment data		
Thermal agility	with in a wafer once the card gets to temps			needed		NA
minimal agility				necucu		INA

- PHYSICAL
- DESIGN PROCESS
- MANUFACTURING
- SUSTAINABILITY
- TESTPERFORMANCE
- RELIABILITY
- TEST OPERATIONS
- FUTUREAPPLICABLITY
- COST OF OWNERSHIP
- OVERALLASSESSMENT



Probe Card Technology




Probe Card Technologies Categories vs. TI Device Node/Test Feature Probe Requirements RM:

WSP AFC C-VPC A-VPC Advanced Wafer Socket Probe Advanced Flip Cantilever / Canti-2 Conventional **Vertical** (Pogo-Pin) Chip **Vertical** WCSP Balls..... FC / Cu Bumps Al Pads..... (BOAC)NiPd Pads Min Pitch 400...300......150um 400.....50um

	TI-Node RM >>	WCSP	FC / Cu Pillar	C28	C027	C021	C014	LBCX / HPA07
	Pitch um	400	150	40/80/100	60	50	30/60	NA
	Size um	200	75	45x75	55x65	45x63.5	45x45	NA
TI Probe	Feature Shape						_	
RM / CTFs	Rows / Array	Full Array / 1500 pins	Full Array / 20000+ pins	3 Rows Cores 8000pins	1 Row 2000pins	1 Row Cores 3000 pins	2 Rows Cores 4000pins	Full Array / 1600 pins
	% Max Scrub Area	<33%	<33%	*<10%	<25%	<75%	*<10%	TBD

IEEE Workshop


Probe Card Technologies



IEEE Workshop

Recent Quals

- Ultra High Temp
- Cu Pillar Probing
- High Voltage (>1KV)
- High RF



Example of Cu pillar structures.

Example of Cu Pads probed with a WSP technology.





Probe Test Solution Specifications / Documentation

Probe Card Build Spec

- Released Probe Card Build Spec
 - This document is to provide guidelines for probe card vendors on specifications to build probe cards

Example Info from Spec:

Bond Pad Size	≥ 70x70um for a single probe ¹
	<u> </u>
# of Tiers	< 4 tiers
Core pads	No core pads
Probe Count	< 500
Probe	2000 1- 0500
Temperature	30°C to 85°C
Max Current	≤ 750ma
	For production probing both cantilever or vertical technology can be selected depending on various parameters, but for the engineering development
Engineering	(MQ) cantilever can used.
Offloads	Test floors must accept incoming cantilever devices as long as no production issues with card. ²
Volume	1 million TDs over life of device
	¹ If more than one probe needle is required for single pad, then min pad needs to be at least 100x100um or more depending on the number of probes and size of their tips.
	² Test floors accepting offloads must also adhere to AVI / alignment spec of test floor they are receiving offload from.
	**Any unique cases / devices should consult with DFP team. (dfp_core@list_ti.com) to discuss best technologies available.

Cantilever Acceptance Guidelines recently added to place some general guidelines when cantilever versus vertical technology makes sense.





Diagram shows that the build direction of the probes for cantilever cards must either be straight or all diagonal. No mixing of straight and diagonal builds.

Design Review Process Flow



- The PBD provides TI Test Groups with the documentation needed to repair, maintain, and order new builds for production probe cards
 - Onsite repair reduces tester downtime and offsite repair time
 - Dual sourcing of New Orders and Rebuilds help control cycle time and cost.

• Benefits to TI:


- All probe card documentation resides in TI systems
- Accurate build data reduces build errors and avoids reverse engineering.
- Having the information needed to complete the order helps vendors control their cycle times.



PBD Sources and Benefits

Probe Card Build Data

- The Probe Build Document (PBD) provides the details required to build TI's Probe Cards
- Today Probe Card build data is scattered across multiple documents until combined in the PBD.
 - PBD Sources:
 Arc, ChipOpt, Cadence, M/B diagram; Vendor; etc
- Once Completed and released on EDGE, it is ready for review by a TI test site



PBD Benefits:

- Design For Probe
- Support Multiple Suppliers
- Design data for new technology
- Repair/Maint support at test sites

EDGE Release Complete



M/B Diagram






Chip Opt

ARC.out

Cadence

What are the benefits of Design For Probe Process???

- We are a support organization that has constant communication with the various pieces required for probe card solution.
- Meet on a weekly basis with test floors to get feedback and discuss any issues that have surfaced as well as any new qualifications / optimizations that are taking place.
- We maintain many specifications that help to provide the outline for how probe card should be designed.
- Interface with WPL and PC vendors so can help work through issues where cards not performing as should and make sure communicated back to vendors
- Utilizing the DFP team and its resources helps to provide the most optimal robust probe solutions for TI!







Questions

Brandon Mair

Probe Test Solutions Engineer
WW MAKE PTS- Probe Test Solutions

TEXAS INSTRUMENTS, INC

Office: (214) 567-0791

Cell: (469) 583-1436 bmair@ti.com

B. Mair and D. Copeland





Thanks!

DFP Team

- Dawn Copeland
- Al Wegleitner
- Piper Oostdyk
- Dale Anderson
- Harry Singh
- Walt Edmonds
- TI BUs
- TI Test Floors
- The many probe card vendors we interface with!

31