



SW Test Workshop

Semiconductor Wafer Test Workshop

June 7 - 10, 2015 | San Diego, California

Are You Really Going to Package That?



Ira Feldman


Debbora Ahlgren

Feldman Engineering Corp.

Outline


- **Situation**
- **Cost of Test**
- **New Paradigm**
- **Probe Card Cost Drivers**
- **Computational Evolution**
- **New Approaches**
- **Conclusion**

Increasing Wafer Probe Count



Wafer Level Chip Scale Packaging

WL-CSP(Wafer Level CSP) Process



Bad die
here


End up
packaged



Fujitsu

Semi Market Effects on ATE

- Cost Pressures on test continue



Capital Costs

Tester Pin Zero
(Infrastructure)

Tester Electronics
\$x/site or pin

Wafer Prober
or Handler

Capital Costs

Lifetime

+ Variable Costs + Overhead

CoT =

Yield * Utilization * Throughput

of sites = m

Usual Math...

of sites = m

Tester Pin Zero
(Infrastructure)

Tester Electronics
 $\$x/\text{site}$ or pin

Wafer Prober
or Handler

| Total | Per Site |
|-------------------------------|----------|
| TPZ | TPZ/ m |
| $\$x/\text{site} * m = x * m$ | x |
| WP | WP/ m |

[Rivoir03]

Example Calculation

of sites = m

Tester Pin Zero
(Infrastructure)


Tester Electronics
\$x/site or pin

Wafer Prober
or Handler

COST PER SITE


| | m = 1 | m = 8 |
|------------------------------------|----------------|-------------------|
| Tester Pin Zero (Infrastructure) | \$250 K | \$31.25 K |
| Tester Electronics \$x/site or pin | \$50 K | \$50 K |
| Wafer Prober or Handler | \$300 K | \$37.5 K |
| COST PER SITE | \$600 K | \$118.75 K |

Performance vs. Cost



Variable Costs

+NRE + spares!



New Paradigm

Variable Costs >> Capital Costs
over life of test cell

Example: single Probe Card > Tester Cost
(often so expensive that they are being
capitalized!)

Typical Probe Card Cost Drivers

- **Linear**
 - Number of probes (for singulated technology)
- **Slightly more than linear**
 - Number of holes to be drilled (for singulated technology)
 - Low force probe technology

[Feldman11]

Typical Probe Card Cost Drivers

- **Non-linear (some area & some exponential)**
 - Mechanical elements
 - Increased force
 - Larger area for co-efficient of thermal expansion (CTE) match
 - Active area
 - Larger space transformer (more layers?) & interposer
 - Larger PCB (plating variance across area, tight pitch issues)
 - Probe head (photolithographic processes w/defect density)
 - Printed Circuit Board (PCB)
 - Size & layer count
 - Advanced materials
 - High frequency / high bandwidth challenges

Operational Issues Too

- **Supply related**

- Cycle time to build probe card [Leong14]
- Higher cost of “spares”
- Higher repair cost if head cannot be repaired

- **Operational**

- Decreased step pattern efficiency [Wegleitner13]
- All die on touchdown are limited by longest test time
 - Adaptive test limitations
 - Costly for low yielding wafers
 - Retest is costly
- Longer metrology times

Other Issues...

- **Site to site correlation – not copy exact**
- **Slower to reach “economies of scale”**
 - fewer copies ordered on multisite
- **Increased investment for slight increases in capacity**
- **Will probe cards scale to 450 mm?**
- **Testing of 2.5/3D die stacks**

[Feldman12]

[Feldman13]

Computational Evolution

Time &
Increasing Performance



datacenterknowledge.com



IBM System/360 - computerhistory.org



IBM 5150- Wikimedia / Zarek



Designer
Facebook.com/PhoneDesigner


Simplified Die Handling?



pazumpa.com


20thcenturytoycollector.com

'PEZ' Nano-Tester



HVM Stacked Devices

Smart Die Carrier
SmtDC[®]



Intel HDMT

Introducing High Density Modular Test (HDMT)



Engineering Module



Production Module

- **Common Architecture**
 - Fast TTM Engineering Module
 - >30 sites with parallel, asynchronous operation in production module
- **Flexible Architecture**
 - Enables standard instrumentation integration (PXI)
- **Low Cost**
 - > 2X Cost improvement over conventional test platforms

IDF14

Intel HDMT

Introducing High Density Modular Test (HDMT)



n Module

roduction module

orms

IDF14

GB USA MEX

ONE SIZE
DOES NOT
FIT ALL



Von links nach rechts von inside out
repasser sur l'envers / FROM LEFT

Conclusions

- **Previous “answers” need to be re-evaluated as boundary conditions change**
 - New product requirements and packaging technology will force changes
- **Solutions need to be optimized at test cell, factory, and supply chain level**
 - Increased ability to build test solutions that fit product mix vs. living with legacy solutions
 - Careful choices need to be made about “plug and play” alternatives
- **Capital and Operating budgets need to be balanced and rationalized**

Acknowledgements

- Dave Armstrong – Advantest
- Rey Rincon – Freescale
- Jochen Rivoir - Advantest
- Jeff Roehr – Texas Instruments

Plus “Anonymous” at IDM and Fabless...

Thank You!

Ira Feldman

ira @ feldmanengineering.com

Please visit Ira's blog

www.hightechbizdev.com

References

Feldman11 – Ira Feldman, Feldman Engineering Corp., “Probe Card Cost Drivers from Architecture to Zero Defects”, IEEE Semiconductor Wafer Test Workshop (SWTW) 2011

Feldman12 - Ira Feldman, Feldman Engineering Corp., “The Road to 450 mm Semiconductor Wafers”, IEEE Semiconductor Wafer Test Workshop (SWTW) 2012

Feldman13 - Ira Feldman, Feldman Engineering Corp., “Ideal 3D Stacked Die Test”, IEEE Semiconductor Wafer Test Workshop (SWTW) 2013

Fleeman12 - Gary Fleeman, Advantest, “Getting to Known Good Stack”, Silicon Valley Test Workshop, October 2012

Fraizer13 – Mike Frazier, LTX-Credence, “What will Drive the ATE Market beyond 2013?”, SEMICON Singapore 2013

References - continued

ITRS – International Technology Roadmap for Semiconductors, www.itrs.net

Leong14 – Alexander Witting (GLOBALFOUNDRIES), Amy Leong, et. al (FormFactor), “Key Considerations to Probe Cu Pillars in High Volume Production”, IEEE Semiconductor Wafer Test Workshop (SWTW) 2014

Rikhi14 – Sunit Rikhi, Intel, “Leading at the edge of Moore’s Law with Intel Custom Foundry”, Intel Developer Forum (IDF) 2014

Rivoir03 – Jochen Rivoir, Agilent Technologies, “Lowering Cost of Test: Parallel Test or Low-Cost ATE?”, IEEE Asian Test Symposium 2003

Wegleitner13 - Al Wegleitner (Texas Instruments), Tommie Berry (FormFactor), “When Brick Wall is not the best, PART II (A Touch Down Optimization Study)”, IEEE Semiconductor Wafer Test Workshop (SWTW) 2013