

SW Test Workshop

Semiconductor Wafer Test Workshop June 7 - 10, 2015 | San Diego, California

Probe Route Optimization and its effects on the efficiency of test (Fitting a square peg in a round hole)



Rachel Koski, Daniel Fresquez

Texas Instruments Inc.

Outline

- Probe Optimization Why is it needed?
- Objective and obstacles
- Implementing an automated solution
- Enabling Efficiency the tools
- Manufacturing issues and solutions
- Thermal Challenges Identified
- Acknowledgments

Step Optimization – Why is it needed?

- Need to Reduce Test Cost
 - Test cost is driven by multiple test insertions (up to 5X) and long test times specifically for flash memory flows.
- Provide a means for PC design
 - Complex probe card designs (matrix, skip row / skip column, diagonal) call for more upfront design work to insure optimal efficiency.
- Improve quality for our customers
 - Extreme temperatures, multiple insertions, and automotive quality requirements make card technology selection critical for the end product.

Objective

- Challenge: Provide a cost effective means of optimizing the existing probe card library as well as new card designs.
- Show the effects of test time reduction, yield improvement, and probe card life across all technologies.
- **Obstacles:**
 - Providing an automated route optimizer that could be used across all TI factories.
 - Ensuring all quality checks were met with the introduction of new optimization procedures.
 - Protecting production material and high cost probe cards from thermal expansion and contraction.
 June 7-10, 2015
 25TH ANNIVERSARY
 SW Test Workshop

Preliminary Architecture - Hardware

•Centrally supported Windows client that will be used WW by FAB PDE for device setup and tracking process.



Optimized step pattern utilized by TWAC for Test Time Reduction.



Button 1: Insert normal die; Button 2: remov

June 7-10, 2015

5

Internal Users

SW Test Workshop

The Beginning: Reduced Reprobe Losses



Stepping / Indexing Efficiency greatly improved

- Reprobe Test Time reduction ~ 1% (shorter test time devices greater impact)
- Eliminated potential for miss-aligned probe due to large prober indexing

Phase Two: The Smart Step Map

					63	63	61	cn	FO	E0					
		•	64			map ii	Progra	m: VLF	240MP	100	56	55	2 54		
		64	63	1		Т	Devic est Are Li	ie: VLF ia: MP1 ot:	240MP	100	55	2 54	53		
	35	36	37	:	Wafer ID: Rotation: 0				45	46	47	48			
	36	37	38		Number of Steps: 64 Number of Die Probed: 195 Map Status: OK					46	47	48	49		
36	37	38	39	•						47	48	49	50	51	
37	38	39	40				ок		Description		48	49	50	51	52
34	33	32	31	30	29	28	27	De	fau	olt	tess	teay	AI.	ezm	180
33	32	31	30	29	28	27	26	64	ÛO	tal	ste	eps	20	19	18
32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
•	30	29	28	27	26	25	24	23	22	21	20	19	18	17	•
	3	1 4	5	6	7	8	9	10	11	12	13	14	15	16	
1	1 4	5	6	7	8	9	10	11	12	13	14	15	16	٠	1
12	1		7	8	9	10	11	12	13	14	15	in and		/	
				9	10	11	12	13	14	15	16				



- Test time savings that are simple to implement or back-out
- Enable the user to prevent probe card overhang and the could potentially cause probe card damage
- Best to use on high volume, high test time devices
- Currently does not work with array type probe cards

Implementation of Efficiency Tools

Project Description

Create, Test, and Release Step Map Optimization for all multi-site devices.

Close & Review

- 2013:
 - The current TI scripts are not capable of optimizing all potential probe card configurations.
 - Stepping optimization is implemented post PC layout
- 2014: New Optimizer Capability
 - Allows engineer to optimize card layout
 - Increased UPH
 - Maximize TD efficiency
 - Reduce the cost of test



- Default Pattern
 8 site diagonal
 Optimal Pattern
 2x4 block
 TD reduction
 - 350 vs. 376
 - touchdowns
 - 6.9% savings



1	2	3	4
5	6	7	8

Ongoing WW Efforts

Work with WW teams to implement optimizer tools across all factories.

Example of Third Party software interface



Example of Skip Row/Column



Real World Problems and Robust Solutions

Bent Pin Prevention

Stepping pattern had some steps with sites hitting the edge of the wafer resulting in chronic bent pins

Stepping pattern adjusted to prevent any sites from hitting the edge of the wafer



Current process vs. Optimized processes

Probe card steps off wafer using default option

Probe card does not step off wafer





Signature Identification: Not All Die Enabled Edge signature identified and

Repeat EEPROM fails

resolved



Row-mode vs. Column-mode Probing



•Implementation resulted in ~1% improvement in AVI losses.

→ Row-mode (baseline)→ Column-mode

{X,Y} stepping coordinates remain unchanged.

Only the order in which {X', Y'} is probed is changed.

Column-mode test study : prober needle movement



Optimizer Modeling -Database of Layouts and Design for Probe

Probe Card Flow Process Improvement

Problem Description

- DFP needs method to analyze layout efficiency quickly
- BU would like to review multiple site/layout configuration at design

DFP Process Improvement:

- Develop a database of site/layout options for DFP team
- Export standard layouts options.
- Efficiency matrix grouped by top 10 step sizes

Parameters for modeling

- User input or DFP Twiki Page
- Step off wafer Y/N
- Touchdowns limited to 1 per pad

Decisionizer Flow



TOP 10 Step Size Groups



Improvement

- Streamline the Design for Probe process
- Provide BU needed information for the most efficient probe card layout
- Step Maps staged and available for implementation at device setup by PDE

25TH ANNIVERSARY 2 0 1 5

SW Test Workshop

Design for Probe Flow

User Input Layout Options User Input FAB • **Tight Matrix** • **Die Size** • Horizontal 0 **Step Distance** 0 Vertical 0 # Sites 0 Diagonal 0 # Pins • **Skip Row** Wafer • Pitch 0 **Skip Column** size Temp • Skip Row / Column • Step off wafer Y/N 0 2x Skip Row / Column • Step: Step: Step: Step: Step: Step: C Ε А G Step: Step: Step: Step: В F Н D **Output Example**

Efficiency	Layout Type	Card Technology	# Sites	# Pins	Pitch	Temp
93.77	diagonal	Vertical	8	500	80um	85
95.62	tight matrix	cantilever	8	500	80um	85
93.77	Skip Row	Vertical	8	500	80um	

Stepping Efficiency



Diagonal is worst

96.7%

89.1%

Thermal Challenges

New Hardware Evaluations

- The implementation of larger 18 inch probe cards along with the customer requirements to probe between -40°C – 150°C have created unique thermal challenges.
- The following is an off-center prober chuck study as it was applied to the bottom surface of the ring insert.
 - The temperature within the split line area (green) was set to 38C, as measured empirically.
 - Ambient temperature was defined as 30C.
 - A convection coefficient of 5 W/m-K was applied to the top surface of the insert.
- The split line representing localized heating was varied between two locations:
 - **1.** The side of the insert (3 o'clock position)
 - 2. The top of the insert (12 o'clock, directly under the cutout region for the clamshell hinge)

Underside of insert



Localized heating from off-center prober chuck (38C)

Temperature Profile Results

• Temperature variation across insert: 38 C to 30.5C



Off-center heating Underside of insert shown

Thermal Z Deflection – Material A

• Heating at 3 o'clock position

- Probe card lip deflection:
 Min: -58 um
 - Max: <u>-114 um</u>

Induced tilt: 56 um

• Heating at 12 o'clock position

Probe card lip deflection:
 Min: -44um
 Max: -122 um
 Induced tilt: 78 um



•With the revision 0 (Material A) cardholder insert, the magnitude of Z deflection and induced tilt is high: despite a 8-degree C temperature change.



•The level of improvement expected from a material change to material B is fair, but still shows an induced tilt not conducive for a manufacturing environment.

Thermal Deflection – Material C

\mathbf{O}

- **Probe card lip deflection:**
 - Min: -0.5 um
 - *Max:* -5 um
 - Induced tilt: 4.5 um



Heating at 3 o'clock position • Heating at 12 o'clock position

Probe card lip deflection: *Min:* -1 um Max: -10 um Induced tilt: 9 um



•The improvement expected from a change to low CTE material C is quite dramatic, in regard to both Z deflection and induced tilt.

> 25TH ANNIVERSARY June 7-10, 2015 SW Test Workshop

Z Deflection Comparison (Delta)

Relative Z Deflection Comparison



Summary of Findings

- What do we know:
- Optimized touchdown positioning increases test efficiency, saves process time, and reduces the cost of test.
- Stepping optimizers are able to provide customized stepping routines enabling:
 - Thermal compensation for at temperature probing.
 - Optimization of prober performance and identification of prober deficiencies.
 - Reduction of thermal soaks / needle realignment (probing overhead).
- What is still to come:
- Implementation at time zero allows users to design in probe efficiency
 - Selection of the best card technology and the most efficient layout
 - Optimized step files allowed for avoidance of costly low CTE materials
- Identification and mitigation of electrical signatures
- Design in quality and minimize probe damage for our customers.

Acknowledgements

- Andre Stoelwinder
- Tim Blomgren
- Kevin Kilpatrick
- Kelly Daughtry
- Dawn Copeland
- Brandon Mair

Alan Wegleitner
Imran Ahmed
Dori Robissa
Thomas Vaughan
Daniel Stillman