


Automotive, the Roadmap of Technologies and their Influences on Testing

Davide APPELLO

Automotive Digital Solutions Macro-Division

Automotive & Discrete Group

STMicroelectronics



Abstract

An apparently invisible revolution is crisscrossing the semiconductor industry developing components targeted to the automotive market. Until recent days, **this industry usually behaved unadventurously**, adopting technology and solution previously experimented by other industry applications. The sudden increase of the required performances pushed to the adoption of very advanced technology nodes.

We expect that all these will also have an impact on the methods and solutions applied during production test. The talk will develop some of the factors proposed in the remainder of this abstract together with other elements.

A very popular topic is **functional safety (FuSa)** whose requirements are nowadays pervading the majority of new designs. FuSa is indeed an innovative element of our industry essential to the actual development of autonomous driving. It is already a consolidated solution present in many safety applications including for example braking, steering and passive safety devices. Test engineer welcomed the introduction of FuSa. Many advanced testability features became part of the functionalities offered to the customer and therefore no more seen as overhead for the SoC implementation. Nonetheless, other criticalities and additional factors are present.

Two additional key factors, though not orthogonal each other, might drive changes to the traditional test practices:

- **The correlation of performances between functional activation and test is progressively loosening**
- Parametric variations linked with new advanced technologies like FdSOI and FinFET are breaching typical test paradigm (e.g. divide and conquer or implication test)

Finally, we shall concentrate on the role and the weight of assembly technologies. The complexity of packages needed by high-power digital SoC is huge if compared with consolidated packages used in automotive like QFPs. A combination of reliability pitfalls is implicit with **advanced packages** because of the mix of materials, processing technologies, mechanical and thermal factors they are featuring.

These are samples of the signs arising from the **quiet revolution running** in our SoCs for automotive, which will be further discussed along with possible implications with usual test steps at wafer, package and system level.

Outline

3

- STMicroelectronics introduction

- Business data and products

- Digital products**

- Smart driving, autonomous driving, safety, connected vehicles
 - Architectures, relevance of data processing
 - Automotive transformation

- News*

- Automotive roadmap

- Impact on testing technologies: overview
 - Effects on front-end testing
 - Effects on back-end testing
 - Equipment, DFT and testing flows

STMicroelectronics

4

- Among the world's largest semiconductor companies
- Serving over **100,000** customers across the globe
- 2018 revenues of **\$9.66B**, with year-on-year growth of **15.8%**
- Listed: NYSE, Euronext Paris and Borsa Italiana, Milan
- Signatory of the United Nations Global Compact (UNGC), Member of the Responsible Business Alliance (RBA)

- ~**46,000** employees worldwide
- ~ **7,400** people working in R&D
- **11** manufacturing sites
- Over **80** sales & marketing offices

Automotive



Industrial



Personal Electronics



Communications
Equipment,
Computers & Peripherals





Automotive and Technologies Trends

Automotive Smart Driving Megatrend Convergence

7

Electric Vehicles

10cent/Km as mobility cost target

40% Electrified Vehicles by 2021


-35% CO2 by 2030

Zero Emission by 2040 in City
Zero Net Emission by 2050

Multiple vehicle configurations to support
multiple mobility needs (Hybrid, Plug in,
Electric, Fuel cells...)



Data Enabled Services



**New Digital Architecture to Enable Software
Reconfigurable vehicles**

**Data enabled services are estimated
to provide ~30% of Car Makers
revenues by 2030**

Connected, Assisted, Autonomous

Zero accident risk by 2050

2050 mobility target: 90% of population
vs. today 60% due to assisted vehicles

Supporting shared mobility
by 2030 with one car in ten shared

Cheaper mobility proliferation with “Robo-taxis”



Shared Mobility


Active Safety and Autonomous Driving

8

Several Developments to Increase ST Silicon Content in ADAS Systems

ADAS Market Acceleration

ADAS System Penetration in Car Production



Average ADAS Content per Car


\$350 **\$900**

Level 2+ Level 4+



life.augmented

Leading Vision-based system with Mobileye



78[#]

2018 New Car Models Launched

32^M

EyeQ System delivered by Mobileye to WW OEMs

EyeQ5

- 1st product designed for automotive in 7 nm FinFET suitable for both ADAS and autonomous driving market
- Functional samples delivered to customer in Dec 2018
- High volume business already acquired with car makers

Moving forward to autonomous vehicle with Auto-parking ability

Panasonic

- Advanced solution for mobility and autonomous parking
- Co-development leveraging ST expertise in designing safe and secure automotive SoCs and Panasonic leadership in image manipulation and system design
- 16 nm technology samples delivered


Source: Strategy Analytics Automotive Electronics System Demand Forecast, ST Internal

Connecting Vehicles

From Wi-Fi-based V2X to Dual Mode Wi-Fi & 5G -V2X

9

Market 1st dual-mode V2X solution to enable multi-standard connectivity



Market success of the partnership

Autotalks solution awarded for mass-production:

- 4 of the top 10 automakers plan to deploy our V2X solution
- Over 10 Tier1s awarded the chipset
- Start of Production by 2020



DENSO




Car Digitalization: New Architectures

...Software Accounting for 30% of Vehicle Value by 2030

10

ST Technology enablers: FD-SOI 28nm with embedded Phase-Change Memory (PCM)


2017



x10

Car
Computational
Power

202X




Distributed Architecture: 9k DMIPs per Car

- Local Control Units with up to **130 ECUs/Car** (with 8-16-32-bit MCUs)
- Limited connectivity and in-vehicle data-flow (up to 10 Mbit/s)
- Heavy and expensive harness
- Extremely complex car Software management
- No car functionalities upgrade



Integrated Real-time Domain Architecture: 90kDMIPs per Car

- ~5 Domain-Control Units with higher power computation
 - **Stellar** with multiple Arm® Cortex®-R52 cores embedded Phase-Change Memory (PCM)
 - Autonomous Driving Super-computer (MPU ext. Memory) ~**100 Trillion Operations per second**
- ↓
- Architecture simplification, SW rationalization, harness drastic reduction
 - Easy car functionality reconfiguration and SW upgrades
 - High-speed in-vehicle communication
 - Over-the-Air Software upgrade capability



Data Harvesting in Automotive

11

Vehicle sensors for assisted driving


- High-definition cameras
- High-precision positioning
- Long-range Radar
- Time-of-Flight Lidar
- Vehicle dynamics gyroscope & accelerometers

What latest semiconductor sensor technology nodes bring


- Higher accuracy in sensing
- New sensor type capability at acceptable cost
- Higher performance

High performance digital processors with AI accelerators enable metadata extraction from raw data

To reduce data to transferred and make continuous streaming cost efficient



Cars with environmental sensing capability + data streaming



(*) Strategy Analytics, internal data

Automotive Transformation

12

Environmental Transformation

17% Transportation Emission vs. Total **24%**
1995 → 2018

Architectural Transformation

~30 Average ECUs per Car **>100**
1995 → 2018

Business Model Transformation

\$8^B Automotive Semiconductor Sales **\$38^B**
1995 → 2018

-90% Noise Reduction since 1970
-36% CO2 Emission since 1995
-90% NOx Emission since 1995


~100^M Lines of Code in latest vehicle generation → **x15** latest-gen commercial airplane

50% 2016 ADAS Program vs. Total Automotive Market R&D Investments

>\$100^B Investment in Mobility start-ups since 2010 → **94%** from Non-Automotive Industry

Worldwide Car Production

(Million units)




Content evolution driven by

- Electrified car volumes (24% CAGR)
- ADAS (16% CAGR)

Auto Silicon Content Evolution

(%)




ADG Automotive Business Evolution

Digitalization & Electrification Driving ADG Growth

13


ADG Automotive Revenues:
2.5B\$ FY'18




Car Electrification Boosts Power Content

14


Powertrain TAM Evolution




SiC MOSFET Vs. IGBT Advantages in Traction Inverter



Potential saving thanks to SiC MOSFET usage in electric car



SiC MOSFET market size by 2030 estimated to be **> 10B\$** representing **~50% of the incremental growth** of power semiconductor in 2019~2030




ST Silicon Carbide

15

In Line with our Target of >30% Market Share by 2025

Silicon Carbide: Business Status

>\$100^M  >\$200^M
SiC MOSFETS /Diodes Revenues in 2018 2019 Projection

#1 WW **Automotive** Supplier with SiC MOSFETs

Awards rate acceleration: More than **20 Car Makers** engaged

>10[#] OEM in production with ST SiC MOSFET

8 European Car-Makers ramping-up by 2019-20



RENAULT NISSAN MITSUBISHI

Partnering with **Renault Nissan Mitsubishi** on several SiC projects




HYUNDAI

Cooperating with **Hyundai Kia Motor** on several **SiC MOSFET & Diodes**



life.augmented

ST Strategy and Execution



SiC Supply Chain

Vertical Integration Norstel AB

ST acquired majority stake to secure **Internal Supply** for SiC wafer substrates

Extended and Secured Supply Chain capability through Multi-Year supply agreement with **Cree-Wolfspeed**

Power Modules

Standard & Custom Solutions Targeting Market Leadership

Broad range Module Portfolio


STPAK™




ACEPACK™ 1




ACEPACK™ DRIVE



ACEPACK™ SMIT



ACEPACK™ 2






Standard & Custom System Solution



STANDARD Portfolio

Plug&Play Module for
Traction inverter, On-Board
Charger and DC-DC converter

Silicon and SiC Technologies Portfolio

Si & SiC
DiodesSi & SiC
MOSFET

IGBT




Smart Power



CUSTOM Solutions

Combining semiconductor and
package technologies
addressing multiple design
topologies tailored to specific
customer needs






Testing technology: Key factors from the roadmap

Key Factors




- Functional Safety
- Security
- Increased silicon content
 - Few premium ASP devices
- Access to very advanced technologies
 - FinFet, PCM, advanced packaging
- High-speed interfaces and RF integration in SoC/SiP


FE and BE




Electrical




- Interaction performances between IP1 and IP2 may be un-predictably modulated in some PVT spots
- Performances of two IP1 instances in the SoC might be anomalously modulated by intra-die variations




Performances



Economical




20



Extended Quality Paradigm

- The level interaction between ICs of the same ecosystem increases the quality and safety challenges
- Key elements: IC level, system level diagnostic and software

Qualifying Stress Tests




Challenges:

- Progressive relative reduction of overvoltage allowing device functionality along with lithography reduction
- Complex evaluation of effects across PVT
- Early life fail assessment

Factors Trend




Contacting force, per device [Kg]




Power Integrity Sensitivity - QUALITATIVE



Speed, performances - QUALITATIVE



Density





Key factors

Impacts examples

Impact on front-end probe

Factors



Fine pitch &
Small landing pads/bumps

Large dies & high pad/bump count per
die

Temperature range

Long test time → High test parallelism
→ Large wafer surface per probe step




Impact



Heavy contact force

Probe marks shifts across temperature range,
emphasized on probe head corners

Cost and efficiency



Countermeasures



Dedicated PC by temperature

Increase soaking times

Additional metrology and analytics




High T Large Array for Automotive grade

Problem statement

- Confidential

- Challenge statement
 - Automotive Customers are requiring more and more large array PHs to work over extended T ranges, from cold to hot.
 - In case of small pad opening, probe marks shifts at the extreme corners of the array can become critical



Source: Technoprobe, SpA with permission



High T Large Array for Automotive grade

Root cause analysis and problem mitigation

- Confidential

- Probe marks shifts between cold and hot probing are mainly related to:
 - Temperature mismatch between lower ceramic plate and wafer
 - Thermal expansion coefficient (CTE) mismatch between lower ceramic plate and wafer
- Problem mitigation
 - Temperature mismatch can be minimized by means of optimized soak time procedure
 - Band guard should be modified in function of pad opening
 - In case of PH active area with a diagonal above 100 mm typical solutions are:
 - Dedicate a PC for cold/RT and one for RT/Hot , with corrected coordinates
 - Evaluate new plate materials with higher CTE to cover the whole probing T range

Source: Technoprobe, SpA with permission





High T Large Array for Automotive grade

Importance of probe card soaking

- Confidential

- Thermocouples are installed to monitor temperature:

1. Bottom PCB
2. Top PCB
3. PH @ lower die n°1
4. PH @ lower die n°2



| Touchdown condition | Chuck temperature | Measured LOWER DIE temperature |
|----------------------|-------------------|--------------------------------|
| RT | 30 °C | 29 °C |
| HT Without soak time | 135 °C | 41 °C |
| HT With soak time | 135 °C | 102 °C |

Impact on back-end manufacturing test

Factors

High power dissipation

Large pin/ball count packages

Dynamic Performances

Long test time → High test parallelism → Handling challenges



Impact

From passive to active temperature control

Heavy plunging forces

Signal/Power integrity

Equipment choice Vs number of stages



Countermeasures

Augmented DFT

Data Analytics


Overall review of test concept



Power Vs test time: choosing the best equipment




29



Effects of variability

30



Qualitative Coverage Analysis



| Stage | Temperature | Tradeoff analysis | | Coverage | | | Other Factors |
|------------|-------------|---|--|------------------|------------|------------|--|
| | | Pro's | Con's | Logic & memories | Parametric | H/S I/F | |
| Wafer sort | COLD | Low static consumption | | | | | Parallelism scalability limited by bump count and probe card cost/feasibility |
| | ROOM | Less demanding industrial setup | Not WC condition for majority of known failure modes | | | | |
| | HOT | | Probe limitations, high static consumption | | | | |
| Final Test | COLD | | Low efficiency and high cost industrial setup | | | | Severe parallelism limitation in case external active components or specific ATE instruments needed to test H/S I/F. Extended test mode testing at COLD might be unrealistic for high dissipation devices. Test mode testing at extreme temperature might determine overkill |
| | ROOM | Less demanding industrial setup | Not WC condition for majority of known failure modes | | | | |
| | HOT | Best case for activation of most known package/assembly defects | | | Ad hoc | | |
| Burn-in | ROOM→HOT | Relatively low cost for <5W devices, with hours duration | Costs not scalable for devices dissipating >5W | | | | Long duration (hours) is not realistically sustainable with tools needed for high dissipation devices |
| SLT | Multi-temp | Exercise device in true functional conditions | Analytical coverage estimation not available for any fault model beside functional | Functional | Functional | Functional | |

COLD = -45°C

ROOM = 25°C to 40 °C

HOT ≥ 125°C

Screening effectiveness BEST CASE

NEUTRAL

Screening effectiveness WORST CASE





Key factors

Impacts examples: a special focus on Package
Technology

Package complexity: an empirical ranking



33


| Node | Unit | 90nm | 65nm | 40nm | 28nm | 16nm | 7nm |
|---------------------------|------|--------|--------|----------|-----------------|-------|-------|
| Power | W | 1 | 2 | 3 | 6 | 20 | 100 |
| Speed | MHz | 200 | 250 | 500 | 1600 | 2200 | 3600 |
| Dominant Package type | - | QFP | eQFP | eQFP/BGA | FCBGA | FCBGA | FCBGA |
| Dominant Pad technology | - | Al Pad | Al Pad | Al Pad | Bumps / pillars | SB/CP | SB/CP |
| Package complexity index* | - | 1 | 2 | 2 | 5 | 6 | 7 |

* Qualitative, considers signal count, bonding technology, materials, mission profile

Package-level Testing Challenges: defect modelling



34



FCBGA Defect Classification

| Defect Description | Reliability Sensitivity | Defectivity Dependence | Fault Model | Electrical Detectability |
|--------------------------------|-------------------------|------------------------|-------------------------------|--------------------------|
| “White” bumps | HIGH | HIGH | Any Stuck model | MEDIUM |
| Cracks on pillar-silicon joint | LOW | LOW | Stuck-open | HIGH |
| | HIGH | LOW | Resistive open | LOW |
| Pillar/bump defectivity | LOW | MEDIUM | Resistive stuck | LOW |
| Pillar/bump to substrate joint | LOW | LOW | Stuck-open | HIGH |
| | HIGH | LOW | Resistive open | LOW |
| Substrate defectivity | LOW | HIGH | Stuck-at, bridge, AC coupling | MEDIUM |
| Substrate components presence | LOW | HIGH | Stuck-open, resistive open | MEDIUM to LOW |
| Ball cracks or opens | LOW | MEDIUM | Resistive open | LOW |

Extending DFT Scope

36

Ball Grid Array (BGA) Solder Joint Intermittency Detection: SJ BIST™

James P. Hofmeister
Ridgetop Group, Inc.
3580 West Ina Road
Tucson, AZ 85741
(520) 742-3300
hoffy@ridgetop-group.com

Pradeep Lall
Dhananjay Panchagade
Auburn University
Dept. of Mech. Engineering and CAVE
Auburn, AL 36849
(334) 844-3424
lall@eng.auburn.edu
panchdr@auburn.edu

Norman N. Roth
DaimlerChrysler AG
Cabin/Power Train E/E
050/G009-BB GR/EEH
71059 Sindelfingen, Germany
49-(0) 7031-4389-398
norman.n.roth@daimlerchrysler.com

Terry A. Tracy
Raytheon Missile Systems
Bldg. M02, MS T15
1151 Hermans Road
Tucson, AZ 85706-1151
(520) 794-3962
tatracy@raytheon.com

Justin B. Judkins
Kenneth L. Harris
Ridgetop Group, Inc.
3580 West Ina Road
Tucson, AZ 85741
(520) 742-3300
justin@ridgetop-group.com
kharris@ridgetop-group.com

2008 IEEE Aerospace Conference

Extending package co-design
concept:
Add DFT IPs into die design to
activate defects localized in the
package.




Figure 12: SJ BIST Block Diagram





Figure 13: SJ BIST: 1 MHz Capacitor Signal. (A) No Fault; (B) 100 Ω Fault – 0.5 μ s x 2.0V Grid.



Key factors

Impacts on Test Flow

Cause – Effects diagram



Effects on test flow

39



NEW NEEDS and EFFECTS

Parallelism
limitations
Increased test
time

Oriented to
assembly-
defectivity tests

Low density on
board, due to
power dissipation,
individual
temperature
control

Test time,
coverage

Optimized
equipment

Optimizations in The Radar


40



Optimization directions

- Remove coverage overlaps
- Exploit similarities to merge requirements into single equipment/stages
- Augmented design for test

Remove (by understanding...) existing coverage overlaps



Proven Massively Parallel Development Path

42

Workflow from Single-Site to Massive Parallelism
Scale Capacity & Functionality as Needed





Courtesy Advantest Test Solutions, Inc

Augmented Design for Test

TestMAX ALE and TestMAX SLT

High-speed / system-level interface for test




- Re-use existing high-bandwidth functional interfaces
 - USB, PCIe, etc with multi-gigabit data rates
- SLE inserts the HSIO2DFT controller for data format translation (de/packetizing); ALE provides software control
- Benefits:
 - High-bandwidth application helps reduce test time
 - Reduces or eliminates need for dedicated test I/O
 - Provides portability of tests through the product life-cycle

Accessing DFT through Existing Functional Links

44

Adaptive High-Bandwidth Test



Take out from the product roadmap:

- Automotive is progressively accessing advanced technologies, sometime beyond what the rest of market segments are doing
 - FinFet, SiC
- The roadmap of digital products includes few relevant factors to the test technology needed in the next years:
 - Large die size, wide temperature spectrum, ultra-high bump count and long test time, leading to high parallelism needs
 - High variability, high number of integrated IP's makes traditional structural test less effective on corners of boundary conditions (P, V. T)
 - Package and back-end technologies in general increased their complexity introducing several defect mechanisms, whose detection might not happen only as a side result of testing the silicon
 - Increased silicon content in the car puts pressure on ASP
 - Increased silicon content in the car ALSO increases quality challenges

Factors relevant to the test technology roadmap:

- Silicon technologies
 - No evidences of defects which can be activated in unique temperature conditions
 - Accurate review of BC/WC screening conditions
- Structural test is weakening progressively its efficiency across PVT:
 - Applicative-oriented test considered to complement existing
 - Data analytic necessary to minimize coverage overlaps
 - Test time duration puts challenges on equipment (performances vs cost)
- Package assembly
 - New defects lead by complexity, BOM and manufacturing process
 - Possibly needed ad-hoc DFT for an effective screening
- Cost
 - Adding stages can be prohibitive, merging appears possible

Thank You!