

Challenges and Innovations in Developing High-Density, Low-Power DPS Solutions for 5nm and Smaller Process Geometries in ATE



Tim Bakken, PhD VP Global Sales Elevate Semiconductor

Overview

- Demand is Driving Smaller Process Nodes
- Challenges of ≤ 5nm Process Nodes on DPS Solutions
 - Fast Load Transient Response
 - High DC Accuracy
 - High Power Efficiency
- Introduction to Elevate Semiconductor
- Future ATE Solutions
- Collaboration



Demand is Driving Smaller Process Nodes



Along with smaller geometries come:

- Reduced operating voltage (< 1V)
- Larger current consumption (100s or 1,000s of amps)
- Higher speeds (multiple Gbps)
- Higher pin counts (1,000s of pins)

How does this affect probe card design?

- Higher pin counts require tighter pitch and smaller pad sizes
- High-density interconnects require similarly high-density associated electronics
- Large currents cause excess heat, probe damage

Requirements for Device Power Supplies

- Fast Load Transient Response (enables fast scans)
- High DC Accuracy (increases yield, quality)
- Improved Power Efficiency (allows greater density)



Apple A17, TSMC 3nm (Iphone 15 Pro/Ultra)



Nvidia H100 GPU/AI, TSMC 4nm

DPS: Fast Load Transient Response



- As scan patterns begin, large current causes Vdroop
- If too large, can reset DUT and cause a false failure
- Running scans at a slower speed or staggering starts can mitigate droop, but this will increase test time and COT

Tim Bakken

Challenges of ≤ 5nm Process Nodes DPS: High DC Accuracy (millivolts or less) **Optimum Device** Ideal tester has perfect accuracy Power Supply (~1V) **Tester Error Programmed Value Programmed to higher value to ensure yield** Wastes power **DUT** runs hotter **Ideal Value** • Might need to run slower scans • **Programmed Value Programmed to lower value to ensure quality Ideal Value** May reduce yield •

Tim Bakken

DPS: High Power Efficiency

Common Linear Solution



 This architecture requires large headroom: for Vout = 1 V, Vcc must be ≥5 V

• Poor Efficiency =
$$\frac{Pout}{Pin} = \frac{I * Vout}{I * Vin} = \frac{1V}{5V}$$

• For every 1W delivered to the load, 4W are wasted

DPS: High Power Efficiency

Elevate's Linear Solution



 This architecture allows smaller headroom: for *Vout* = 1 V, Vcc must be ≥2 V

• Improved Efficiency =
$$\frac{Pout}{Pin} = \frac{I * Vout}{I * Vin} = \frac{1V}{2V}$$

• For every 1W delivered to the load, only 1W is wasted



DPS: High Power Efficiency

Elevate's Next-Gen Switch-Mode DPS



- Linear supplies are only power efficient when *Vcc* is optimized for *Vout*
- Switch-mode power supplies are efficient across a wide voltage range

Power Efficiency =
$$\frac{Pout}{Pin}$$
 = $\frac{Pout}{Pout + PD}$ = **75**-90%

where
$$P_D = P_L + P_{Conduction} + P_{Switching}$$

• For every 1W delivered to the load, only 250mW is wasted (80% efficient)



Elevate Semiconductor History and Product Focus

The only major IC supplier whose sole focus is test



Elevate's New Solutions: DPS/PMU

Kilauea

- Improved architecture, high efficiency quad DPS (34V/5A)
- 4 auto-selectable supplies to minimize headroom
- 100uV accuracy (target)
- Internal ganging up to 20A

Shuksan

- Switch-mode architecture DPS for max efficiency (75%)
- Chiplet add-on to provide envelope tracking for Kilauea
- High-density quad, 34V

Whitney

- Highest voltage dual fully-integrated DPS/PMU (+/- 64V)
- Integrated DACs, MI, monitors
- Applications in Automotive, PoE, PMIC Quick Charge, LED drivers







Elevate's New Solutions: Pin Electronics

Rainier

- Lowest power, fully-integrated 2Gbps octal PE
- High-density design includes integrated PPMU/DAC/Deskew/Load
- < 500mW/channel</p>

Longs Peak

- Octal 7.5Gbps PE
- < 1W/channel (target)
- Integrated timing generation





Collaboration

Instruments





IO core based on Mystery DPIN16 module, PXI: 32/64



HD VI based on Jupiter



HD PMU based on Neptune

Custom & Semi-Custom Engagements

We are flexible and value customer input as we develop solutions together

ATE is OUR Business



Tim Bakken



Thank You

June 5 - 7, 2023



Tim Bakken, PhD VP Global Sales Elevate Semiconductor